mmc.h 7.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279
  1. /*
  2. * Copyright 2008, Freescale Semiconductor, Inc
  3. * Andy Fleming
  4. *
  5. * Based (loosely) on the Linux code
  6. *
  7. * See file CREDITS for list of people who contributed to this
  8. * project.
  9. *
  10. * This program is free software; you can redistribute it and/or
  11. * modify it under the terms of the GNU General Public License as
  12. * published by the Free Software Foundation; either version 2 of
  13. * the License, or (at your option) any later version.
  14. *
  15. * This program is distributed in the hope that it will be useful,
  16. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  17. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  18. * GNU General Public License for more details.
  19. *
  20. * You should have received a copy of the GNU General Public License
  21. * along with this program; if not, write to the Free Software
  22. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  23. * MA 02111-1307 USA
  24. */
  25. #ifndef _MMC_H_
  26. #define _MMC_H_
  27. #include <linux/list.h>
  28. #define SD_VERSION_SD 0x20000
  29. #define SD_VERSION_2 (SD_VERSION_SD | 0x20)
  30. #define SD_VERSION_1_0 (SD_VERSION_SD | 0x10)
  31. #define SD_VERSION_1_10 (SD_VERSION_SD | 0x1a)
  32. #define MMC_VERSION_MMC 0x10000
  33. #define MMC_VERSION_UNKNOWN (MMC_VERSION_MMC)
  34. #define MMC_VERSION_1_2 (MMC_VERSION_MMC | 0x12)
  35. #define MMC_VERSION_1_4 (MMC_VERSION_MMC | 0x14)
  36. #define MMC_VERSION_2_2 (MMC_VERSION_MMC | 0x22)
  37. #define MMC_VERSION_3 (MMC_VERSION_MMC | 0x30)
  38. #define MMC_VERSION_4 (MMC_VERSION_MMC | 0x40)
  39. #define MMC_MODE_HS 0x001
  40. #define MMC_MODE_HS_52MHz 0x010
  41. #define MMC_MODE_4BIT 0x100
  42. #define MMC_MODE_8BIT 0x200
  43. #define SD_DATA_4BIT 0x00040000
  44. #define IS_SD(x) (x->version & SD_VERSION_SD)
  45. #define MMC_DATA_READ 1
  46. #define MMC_DATA_WRITE 2
  47. #define NO_CARD_ERR -16 /* No SD/MMC card inserted */
  48. #define UNUSABLE_ERR -17 /* Unusable Card */
  49. #define COMM_ERR -18 /* Communications Error */
  50. #define TIMEOUT -19
  51. #define MMC_CMD_GO_IDLE_STATE 0
  52. #define MMC_CMD_SEND_OP_COND 1
  53. #define MMC_CMD_ALL_SEND_CID 2
  54. #define MMC_CMD_SET_RELATIVE_ADDR 3
  55. #define MMC_CMD_SET_DSR 4
  56. #define MMC_CMD_SWITCH 6
  57. #define MMC_CMD_SELECT_CARD 7
  58. #define MMC_CMD_SEND_EXT_CSD 8
  59. #define MMC_CMD_SEND_CSD 9
  60. #define MMC_CMD_SEND_CID 10
  61. #define MMC_CMD_STOP_TRANSMISSION 12
  62. #define MMC_CMD_SEND_STATUS 13
  63. #define MMC_CMD_SET_BLOCKLEN 16
  64. #define MMC_CMD_READ_SINGLE_BLOCK 17
  65. #define MMC_CMD_READ_MULTIPLE_BLOCK 18
  66. #define MMC_CMD_WRITE_SINGLE_BLOCK 24
  67. #define MMC_CMD_WRITE_MULTIPLE_BLOCK 25
  68. #define MMC_CMD_APP_CMD 55
  69. #define SD_CMD_SEND_RELATIVE_ADDR 3
  70. #define SD_CMD_SWITCH_FUNC 6
  71. #define SD_CMD_SEND_IF_COND 8
  72. #define SD_CMD_APP_SET_BUS_WIDTH 6
  73. #define SD_CMD_APP_SEND_OP_COND 41
  74. #define SD_CMD_APP_SEND_SCR 51
  75. /* SCR definitions in different words */
  76. #define SD_HIGHSPEED_BUSY 0x00020000
  77. #define SD_HIGHSPEED_SUPPORTED 0x00020000
  78. #define MMC_HS_TIMING 0x00000100
  79. #define MMC_HS_52MHZ 0x2
  80. #define OCR_BUSY 0x80000000
  81. #define OCR_HCS 0x40000000
  82. #define MMC_VDD_165_195 0x00000080 /* VDD voltage 1.65 - 1.95 */
  83. #define MMC_VDD_20_21 0x00000100 /* VDD voltage 2.0 ~ 2.1 */
  84. #define MMC_VDD_21_22 0x00000200 /* VDD voltage 2.1 ~ 2.2 */
  85. #define MMC_VDD_22_23 0x00000400 /* VDD voltage 2.2 ~ 2.3 */
  86. #define MMC_VDD_23_24 0x00000800 /* VDD voltage 2.3 ~ 2.4 */
  87. #define MMC_VDD_24_25 0x00001000 /* VDD voltage 2.4 ~ 2.5 */
  88. #define MMC_VDD_25_26 0x00002000 /* VDD voltage 2.5 ~ 2.6 */
  89. #define MMC_VDD_26_27 0x00004000 /* VDD voltage 2.6 ~ 2.7 */
  90. #define MMC_VDD_27_28 0x00008000 /* VDD voltage 2.7 ~ 2.8 */
  91. #define MMC_VDD_28_29 0x00010000 /* VDD voltage 2.8 ~ 2.9 */
  92. #define MMC_VDD_29_30 0x00020000 /* VDD voltage 2.9 ~ 3.0 */
  93. #define MMC_VDD_30_31 0x00040000 /* VDD voltage 3.0 ~ 3.1 */
  94. #define MMC_VDD_31_32 0x00080000 /* VDD voltage 3.1 ~ 3.2 */
  95. #define MMC_VDD_32_33 0x00100000 /* VDD voltage 3.2 ~ 3.3 */
  96. #define MMC_VDD_33_34 0x00200000 /* VDD voltage 3.3 ~ 3.4 */
  97. #define MMC_VDD_34_35 0x00400000 /* VDD voltage 3.4 ~ 3.5 */
  98. #define MMC_VDD_35_36 0x00800000 /* VDD voltage 3.5 ~ 3.6 */
  99. #define MMC_SWITCH_MODE_CMD_SET 0x00 /* Change the command set */
  100. #define MMC_SWITCH_MODE_SET_BITS 0x01 /* Set bits in EXT_CSD byte
  101. addressed by index which are
  102. 1 in value field */
  103. #define MMC_SWITCH_MODE_CLEAR_BITS 0x02 /* Clear bits in EXT_CSD byte
  104. addressed by index, which are
  105. 1 in value field */
  106. #define MMC_SWITCH_MODE_WRITE_BYTE 0x03 /* Set target byte to value */
  107. #define SD_SWITCH_CHECK 0
  108. #define SD_SWITCH_SWITCH 1
  109. /*
  110. * EXT_CSD fields
  111. */
  112. #define EXT_CSD_BUS_WIDTH 183 /* R/W */
  113. #define EXT_CSD_HS_TIMING 185 /* R/W */
  114. #define EXT_CSD_CARD_TYPE 196 /* RO */
  115. #define EXT_CSD_REV 192 /* RO */
  116. #define EXT_CSD_SEC_CNT 212 /* RO, 4 bytes */
  117. /*
  118. * EXT_CSD field definitions
  119. */
  120. #define EXT_CSD_CMD_SET_NORMAL (1<<0)
  121. #define EXT_CSD_CMD_SET_SECURE (1<<1)
  122. #define EXT_CSD_CMD_SET_CPSECURE (1<<2)
  123. #define EXT_CSD_CARD_TYPE_26 (1<<0) /* Card can run at 26MHz */
  124. #define EXT_CSD_CARD_TYPE_52 (1<<1) /* Card can run at 52MHz */
  125. #define EXT_CSD_BUS_WIDTH_1 0 /* Card is in 1 bit mode */
  126. #define EXT_CSD_BUS_WIDTH_4 1 /* Card is in 4 bit mode */
  127. #define EXT_CSD_BUS_WIDTH_8 2 /* Card is in 8 bit mode */
  128. #define R1_ILLEGAL_COMMAND (1 << 22)
  129. #define R1_APP_CMD (1 << 5)
  130. #define MMC_RSP_PRESENT (1 << 0)
  131. #define MMC_RSP_136 (1 << 1) /* 136 bit response */
  132. #define MMC_RSP_CRC (1 << 2) /* expect valid crc */
  133. #define MMC_RSP_BUSY (1 << 3) /* card may send busy */
  134. #define MMC_RSP_OPCODE (1 << 4) /* response contains opcode */
  135. #define MMC_RSP_NONE (0)
  136. #define MMC_RSP_R1 (MMC_RSP_PRESENT|MMC_RSP_CRC|MMC_RSP_OPCODE)
  137. #define MMC_RSP_R1b (MMC_RSP_PRESENT|MMC_RSP_CRC|MMC_RSP_OPCODE| \
  138. MMC_RSP_BUSY)
  139. #define MMC_RSP_R2 (MMC_RSP_PRESENT|MMC_RSP_136|MMC_RSP_CRC)
  140. #define MMC_RSP_R3 (MMC_RSP_PRESENT)
  141. #define MMC_RSP_R4 (MMC_RSP_PRESENT)
  142. #define MMC_RSP_R5 (MMC_RSP_PRESENT|MMC_RSP_CRC|MMC_RSP_OPCODE)
  143. #define MMC_RSP_R6 (MMC_RSP_PRESENT|MMC_RSP_CRC|MMC_RSP_OPCODE)
  144. #define MMC_RSP_R7 (MMC_RSP_PRESENT|MMC_RSP_CRC|MMC_RSP_OPCODE)
  145. struct mmc_cid {
  146. unsigned long psn;
  147. unsigned short oid;
  148. unsigned char mid;
  149. unsigned char prv;
  150. unsigned char mdt;
  151. char pnm[7];
  152. };
  153. struct mmc_csd
  154. {
  155. u8 csd_structure:2,
  156. spec_vers:4,
  157. rsvd1:2;
  158. u8 taac;
  159. u8 nsac;
  160. u8 tran_speed;
  161. u16 ccc:12,
  162. read_bl_len:4;
  163. u64 read_bl_partial:1,
  164. write_blk_misalign:1,
  165. read_blk_misalign:1,
  166. dsr_imp:1,
  167. rsvd2:2,
  168. c_size:12,
  169. vdd_r_curr_min:3,
  170. vdd_r_curr_max:3,
  171. vdd_w_curr_min:3,
  172. vdd_w_curr_max:3,
  173. c_size_mult:3,
  174. sector_size:5,
  175. erase_grp_size:5,
  176. wp_grp_size:5,
  177. wp_grp_enable:1,
  178. default_ecc:2,
  179. r2w_factor:3,
  180. write_bl_len:4,
  181. write_bl_partial:1,
  182. rsvd3:5;
  183. u8 file_format_grp:1,
  184. copy:1,
  185. perm_write_protect:1,
  186. tmp_write_protect:1,
  187. file_format:2,
  188. ecc:2;
  189. u8 crc:7;
  190. u8 one:1;
  191. };
  192. struct mmc_cmd {
  193. ushort cmdidx;
  194. uint resp_type;
  195. uint cmdarg;
  196. uint response[4];
  197. uint flags;
  198. };
  199. struct mmc_data {
  200. union {
  201. char *dest;
  202. const char *src; /* src buffers don't get written to */
  203. };
  204. uint flags;
  205. uint blocks;
  206. uint blocksize;
  207. };
  208. struct mmc {
  209. struct list_head link;
  210. char name[32];
  211. void *priv;
  212. uint voltages;
  213. uint version;
  214. uint f_min;
  215. uint f_max;
  216. int high_capacity;
  217. uint bus_width;
  218. uint clock;
  219. uint card_caps;
  220. uint host_caps;
  221. uint ocr;
  222. uint scr[2];
  223. uint csd[4];
  224. uint cid[4];
  225. ushort rca;
  226. uint tran_speed;
  227. uint read_bl_len;
  228. uint write_bl_len;
  229. u64 capacity;
  230. block_dev_desc_t block_dev;
  231. int (*send_cmd)(struct mmc *mmc,
  232. struct mmc_cmd *cmd, struct mmc_data *data);
  233. void (*set_ios)(struct mmc *mmc);
  234. int (*init)(struct mmc *mmc);
  235. };
  236. int mmc_register(struct mmc *mmc);
  237. int mmc_initialize(bd_t *bis);
  238. int mmc_init(struct mmc *mmc);
  239. int mmc_read(struct mmc *mmc, u64 src, uchar *dst, int size);
  240. struct mmc *find_mmc_device(int dev_num);
  241. void print_mmc_devices(char separator);
  242. #ifndef CONFIG_GENERIC_MMC
  243. int mmc_legacy_init(int verbose);
  244. #endif
  245. #endif /* _MMC_H_ */