fpga.h 2.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081
  1. /*
  2. * (C) Copyright 2002
  3. * Rich Ireland, Enterasys Networks, rireland@enterasys.com.
  4. *
  5. * See file CREDITS for list of people who contributed to this
  6. * project.
  7. *
  8. * This program is free software; you can redistribute it and/or
  9. * modify it under the terms of the GNU General Public License as
  10. * published by the Free Software Foundation; either version 2 of
  11. * the License, or (at your option) any later version.
  12. *
  13. * This program is distributed in the hope that it will be useful,
  14. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  16. * GNU General Public License for more details.
  17. *
  18. * You should have received a copy of the GNU General Public License
  19. * along with this program; if not, write to the Free Software
  20. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  21. * MA 02111-1307 USA
  22. *
  23. */
  24. #include <linux/types.h> /* for ulong typedef */
  25. #ifndef _FPGA_H_
  26. #define _FPGA_H_
  27. #ifndef CONFIG_MAX_FPGA_DEVICES
  28. #define CONFIG_MAX_FPGA_DEVICES 5
  29. #endif
  30. /* these probably belong somewhere else */
  31. #ifndef FALSE
  32. #define FALSE (0)
  33. #endif
  34. #ifndef TRUE
  35. #define TRUE (!FALSE)
  36. #endif
  37. /* CONFIG_FPGA bit assignments */
  38. #define CONFIG_SYS_FPGA_MAN(x) (x)
  39. #define CONFIG_SYS_FPGA_DEV(x) ((x) << 8 )
  40. #define CONFIG_SYS_FPGA_IF(x) ((x) << 16 )
  41. /* FPGA Manufacturer bits in CONFIG_FPGA */
  42. #define CONFIG_SYS_FPGA_XILINX CONFIG_SYS_FPGA_MAN( 0x1 )
  43. #define CONFIG_SYS_FPGA_ALTERA CONFIG_SYS_FPGA_MAN( 0x2 )
  44. /* fpga_xxxx function return value definitions */
  45. #define FPGA_SUCCESS 0
  46. #define FPGA_FAIL -1
  47. /* device numbers must be non-negative */
  48. #define FPGA_INVALID_DEVICE -1
  49. /* root data type defintions */
  50. typedef enum { /* typedef fpga_type */
  51. fpga_min_type, /* range check value */
  52. fpga_xilinx, /* Xilinx Family) */
  53. fpga_altera, /* unimplemented */
  54. fpga_undefined /* invalid range check value */
  55. } fpga_type; /* end, typedef fpga_type */
  56. typedef struct { /* typedef fpga_desc */
  57. fpga_type devtype; /* switch value to select sub-functions */
  58. void *devdesc; /* real device descriptor */
  59. } fpga_desc; /* end, typedef fpga_desc */
  60. /* root function definitions */
  61. extern void fpga_init( void );
  62. extern int fpga_add( fpga_type devtype, void *desc );
  63. extern int fpga_count( void );
  64. extern int fpga_load( int devnum, void *buf, size_t bsize );
  65. extern int fpga_dump( int devnum, void *buf, size_t bsize );
  66. extern int fpga_info( int devnum );
  67. #endif /* _FPGA_H_ */