README.mpc8349itx 5.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187
  1. Freescale MPC8349E-mITX and MPC8349E-mITX-GP Boards
  2. ---------------------------------------------------
  3. 1. Board Description
  4. The MPC8349E-mITX and MPC8349E-mITX-GP are reference boards featuring
  5. the Freescale MPC8349E processor in a Mini-ITX form factor.
  6. The MPC8349E-mITX-GP is an MPC8349E-mITX with the following differences:
  7. A) One 8MB on-board flash EEPROM chip, instead of two.
  8. B) No SATA controller
  9. C) No Compact Flash slot
  10. D) No Mini-PCI slot
  11. E) No Vitesse 7385 5-port Ethernet switch
  12. F) No 4-port USB Type-A interface
  13. 2. Board Switches and Jumpers
  14. 2.0 Descriptions for all of the board jumpers can be found in the User
  15. Guide. Of particular interest to U-Boot developers is jumper J22:
  16. Pos. Name Default Description
  17. -----------------------------------------------------------------------
  18. A LGPL0 ON (0) HRCW source, bit 0
  19. B LGPL1 ON (0) HRCW source, bit 1
  20. C LGPL3 ON (0) HRCW source, bit 2
  21. D LGPL5 OFF (1) PCI_SYNC_OUT frequency
  22. E BOOT1 ON (0) Flash EEPROM boot device
  23. F PCI_M66EN ON (0) PCI 66MHz enable
  24. G I2C-WP ON (0) I2C EEPROM write protection
  25. H F_WP OFF (1) Flash EEPROM write protection
  26. Jumper J22.E is only for the ITX, and it decides the configuration
  27. of the flash chips. If J22.E is ON (i.e. jumpered), then flash chip
  28. U4 is located at address FE000000 and flash chip U7 is at FE800000.
  29. If J22.E is OFF, then U7 is at FE000000 and U4 is at FE800000.
  30. For U-Boot development, J22.E can be used to switch back-and-forth
  31. between two U-Boot images.
  32. 3. Memory Map
  33. 3.1. The memory map should look pretty much like this:
  34. 0x0000_0000 - 0x0FFF_FFFF DDR SDRAM (256 MB)
  35. 0x8000_0000 - 0x9FFF_FFFF PCI1 memory space (512 MB)
  36. 0xA000_0000 - 0xBFFF_FFFF PCI2 memory space (512 MB)
  37. 0xE000_0000 - 0xEFFF_FFFF IMMR (1 MB)
  38. 0xE200_0000 - 0xE2FF_FFFF PCI1 I/O space (16 MB)
  39. 0xE300_0000 - 0xE3FF_FFFF PCI2 I/O space (16 MB)
  40. 0xF000_0000 - 0xF000_FFFF Compact Flash (ITX only)
  41. 0xF001_0000 - 0xF001_FFFF Local bus expansion slot
  42. 0xF800_0000 - 0xF801_FFFF Vitesse 7385 Parallel Interface (ITX only)
  43. 0xFE00_0000 - 0xFE7F_FFFF First 8MB bank of Flash memory
  44. 0xFE80_0000 - 0xFEFF_FFFF Second 8MB bank of Flash memory (ITX only)
  45. 3.2 Flash EEPROM layout.
  46. On the ITX, jumper J22.E is used to determine which flash chips are
  47. at which address. When J22.E is switched, addresses from FE000000
  48. to FE7FFFFF are swapped with addresses from FE800000 to FEFFFFFF.
  49. On the ITX, at the normal boot address (aka HIGHBOOT):
  50. FE00_0000 HRCW
  51. FE70_0000 Alternative U-Boot image
  52. FE80_0000 Alternative HRCW
  53. FEF0_0000 U-Boot image
  54. FEFF_FFFF End of flash
  55. On the ITX, at the low boot address (LOWBOOT)
  56. FE00_0000 HRCW and U-Boot image
  57. FE04_0000 U-Boot environment variables
  58. FE80_0000 Alternative HRCW and U-Boot image
  59. FEFF_FFFF End of flash
  60. On the ITX-GP, the only option is LOWBOOT and there is only one chip
  61. FE00_0000 HRCW and U-Boot image
  62. FE04_0000 U-Boot environment variables
  63. F7FF_FFFF End of flash
  64. 4. Definitions
  65. 4.1 Explanation of NEW definitions in:
  66. include/configs/MPC8349ITX.h
  67. CONFIG_MPC83xx MPC83xx family
  68. CONFIG_MPC8349 MPC8349 specific
  69. CONFIG_MPC8349ITX MPC8349E-mITX
  70. CONFIG_MPC8349ITXGP MPC8349E-mITX-GP
  71. 5. Compilation
  72. Assuming you're using BASH shell:
  73. export CROSS_COMPILE=your-cross-compile-prefix
  74. cd u-boot
  75. make distclean
  76. make MPC8349ITX_config
  77. or:
  78. make MPC8349ITXGP_config
  79. or:
  80. make MPC8349ITX_LOWBOOT_config
  81. make
  82. 6. Downloading and Flashing Images
  83. 6.1 Download via tftp:
  84. tftp $loadaddr <uboot>
  85. where "<uboot>" is the path and filename, on the TFTP server, of
  86. the U-Boot image.
  87. 6.1 Reflash U-Boot Image using U-Boot
  88. setenv uboot <uboot>
  89. run tftpflash
  90. where "<uboot>" is the path and filename, on the TFTP server, of
  91. the U-Boot image.
  92. 6.2 Using the HRCW to switch between two different U-Boot images on the ITX
  93. Because the ITX has 16MB of flash, it is possible to keep two U-Boot
  94. images in flash, and use the HRCW to specify which one is to be used
  95. when the board boots. This trick is especially effective with a
  96. hardware debugger that can override the HRCW, such as the BDI-2000.
  97. When the BMS bit in the HRCW is 0, the ITX will boot the U-Boot image
  98. at address FE000000. When the BMS bit is 1, the ITX will boot the
  99. image at address FEF00000.
  100. Therefore, just put a U-Boot image at both FE000000 and FEF00000 and
  101. change the BMS bit whenever you want to boot the other image.
  102. Step-by-step instructions:
  103. 1) Build an ITX image to be loaded at FEF00000
  104. make distclean
  105. make MPC8349ITX_config
  106. make
  107. 2) Take the u-boot.bin image and flash it at FEF00000.
  108. tftp $loadaddr u-boot.bin
  109. protect off all
  110. erase FEF00000 +$filesize
  111. cp.b $loadaddr FEF00000 $filesize
  112. 3) Build an ITX image to be loaded at FE000000
  113. make distclean
  114. make MPC8349ITX_LOWBOOT_config
  115. make
  116. 4) Take the u-boot.bin image and flash it at FE000000.
  117. tftp $loadaddr u-boot.bin
  118. protect off FE000000 +$filesize
  119. erase FE000000 +$filesize
  120. cp.b $loadaddr FE000000 $filesize
  121. The HRCW in flash is currently set to boot the image at FE000000.
  122. If you have a hardware debugger, configure it to set the HRCW to
  123. B460A000 04040000 if you want to boot the image at FEF00000, or set
  124. it to B060A000 04040000 if you want to boot the image at FE000000.
  125. To change the HRCW in flash to boot the image at FEF00000, use these
  126. U-Boot commands:
  127. cp.b FE000000 1000 10000 ; copy 1st flash sector to 1000
  128. mw.b 1020 b4 8 ; modify BMS bit
  129. protect off FE000000 +10000
  130. erase FE000000 +10000
  131. cp.b 1000 FE000000 10000
  132. 7. Notes
  133. 1) The console baudrate for MPC8349EITX is 115200bps.