Kconfig 46 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975
  1. menu "ARM architecture"
  2. depends on ARM
  3. config SYS_ARCH
  4. default "arm"
  5. config ARM64
  6. bool
  7. select PHYS_64BIT
  8. select SYS_CACHE_SHIFT_6
  9. if ARM64
  10. config POSITION_INDEPENDENT
  11. bool "Generate position-independent pre-relocation code"
  12. select INIT_SP_RELATIVE
  13. help
  14. U-Boot expects to be linked to a specific hard-coded address, and to
  15. be loaded to and run from that address. This option lifts that
  16. restriction, thus allowing the code to be loaded to and executed
  17. from almost any address. This logic relies on the relocation
  18. information that is embedded in the binary to support U-Boot
  19. relocating itself to the top-of-RAM later during execution.
  20. config INIT_SP_RELATIVE
  21. bool "Specify the early stack pointer relative to the .bss section"
  22. help
  23. U-Boot typically uses a hard-coded value for the stack pointer
  24. before relocation. Enable this option to instead calculate the
  25. initial SP at run-time. This is useful to avoid hard-coding addresses
  26. into U-Boot, so that it can be loaded and executed at arbitrary
  27. addresses and thus avoid using arbitrary addresses at runtime.
  28. If this option is enabled, the early stack pointer is set to
  29. &_bss_start with a offset value added. The offset is specified by
  30. SYS_INIT_SP_BSS_OFFSET.
  31. config SYS_INIT_SP_BSS_OFFSET
  32. int "Early stack offset from the .bss base address"
  33. depends on INIT_SP_RELATIVE
  34. default 524288
  35. help
  36. This option's value is the offset added to &_bss_start in order to
  37. calculate the stack pointer. This offset should be large enough so
  38. that the early malloc region, global data (gd), and early stack usage
  39. do not overlap any appended DTB.
  40. config LINUX_KERNEL_IMAGE_HEADER
  41. bool
  42. help
  43. Place a Linux kernel image header at the start of the U-Boot binary.
  44. The format of the header is described in the Linux kernel source at
  45. Documentation/arm64/booting.txt. This feature is useful since the
  46. image header reports the amount of memory (BSS and similar) that
  47. U-Boot needs to use, but which isn't part of the binary.
  48. if LINUX_KERNEL_IMAGE_HEADER
  49. config LNX_KRNL_IMG_TEXT_OFFSET_BASE
  50. hex
  51. help
  52. The value subtracted from CONFIG_SYS_TEXT_BASE to calculate the
  53. TEXT_OFFSET value written to the Linux kernel image header.
  54. endif
  55. endif
  56. config GIC_V3_ITS
  57. bool "ARM GICV3 ITS"
  58. select REGMAP
  59. select SYSCON
  60. help
  61. ARM GICV3 Interrupt translation service (ITS).
  62. Basic support for programming locality specific peripheral
  63. interrupts (LPI) configuration tables and enable LPI tables.
  64. LPI configuration table can be used by u-boot or Linux.
  65. ARM GICV3 has limitation, once the LPI table is enabled, LPI
  66. configuration table can not be re-programmed, unless GICV3 reset.
  67. config STATIC_RELA
  68. bool
  69. default y if ARM64 && !POSITION_INDEPENDENT
  70. config DMA_ADDR_T_64BIT
  71. bool
  72. default y if ARM64
  73. config HAS_VBAR
  74. bool
  75. config HAS_THUMB2
  76. bool
  77. # Used for compatibility with asm files copied from the kernel
  78. config ARM_ASM_UNIFIED
  79. bool
  80. default y
  81. # Used for compatibility with asm files copied from the kernel
  82. config THUMB2_KERNEL
  83. bool
  84. config SYS_ICACHE_OFF
  85. bool "Do not enable icache"
  86. default n
  87. help
  88. Do not enable instruction cache in U-Boot.
  89. config SPL_SYS_ICACHE_OFF
  90. bool "Do not enable icache in SPL"
  91. depends on SPL
  92. default SYS_ICACHE_OFF
  93. help
  94. Do not enable instruction cache in SPL.
  95. config SYS_DCACHE_OFF
  96. bool "Do not enable dcache"
  97. default n
  98. help
  99. Do not enable data cache in U-Boot.
  100. config SPL_SYS_DCACHE_OFF
  101. bool "Do not enable dcache in SPL"
  102. depends on SPL
  103. default SYS_DCACHE_OFF
  104. help
  105. Do not enable data cache in SPL.
  106. config SYS_ARM_CACHE_CP15
  107. bool "CP15 based cache enabling support"
  108. help
  109. Select this if your processor suports enabling caches by using
  110. CP15 registers.
  111. config SYS_ARM_MMU
  112. bool "MMU-based Paged Memory Management Support"
  113. select SYS_ARM_CACHE_CP15
  114. help
  115. Select if you want MMU-based virtualised addressing space
  116. support via paged memory management.
  117. config SYS_ARM_MPU
  118. bool 'Use the ARM v7 PMSA Compliant MPU'
  119. help
  120. Some ARM systems without an MMU have instead a Memory Protection
  121. Unit (MPU) that defines the type and permissions for regions of
  122. memory.
  123. If your CPU has an MPU then you should choose 'y' here unless you
  124. know that you do not want to use the MPU.
  125. # If set, the workarounds for these ARM errata are applied early during U-Boot
  126. # startup. Note that in general these options force the workarounds to be
  127. # applied; no CPU-type/version detection exists, unlike the similar options in
  128. # the Linux kernel. Do not set these options unless they apply! Also note that
  129. # the following can be machine-specific errata. These do have ability to
  130. # provide rudimentary version and machine-specific checks, but expect no
  131. # product checks:
  132. # CONFIG_ARM_ERRATA_430973
  133. # CONFIG_ARM_ERRATA_454179
  134. # CONFIG_ARM_ERRATA_621766
  135. # CONFIG_ARM_ERRATA_798870
  136. # CONFIG_ARM_ERRATA_801819
  137. # CONFIG_ARM_CORTEX_A8_CVE_2017_5715
  138. # CONFIG_ARM_CORTEX_A15_CVE_2017_5715
  139. config ARM_ERRATA_430973
  140. bool
  141. config ARM_ERRATA_454179
  142. bool
  143. config ARM_ERRATA_621766
  144. bool
  145. config ARM_ERRATA_716044
  146. bool
  147. config ARM_ERRATA_725233
  148. bool
  149. config ARM_ERRATA_742230
  150. bool
  151. config ARM_ERRATA_743622
  152. bool
  153. config ARM_ERRATA_751472
  154. bool
  155. config ARM_ERRATA_761320
  156. bool
  157. config ARM_ERRATA_773022
  158. bool
  159. config ARM_ERRATA_774769
  160. bool
  161. config ARM_ERRATA_794072
  162. bool
  163. config ARM_ERRATA_798870
  164. bool
  165. config ARM_ERRATA_801819
  166. bool
  167. config ARM_ERRATA_826974
  168. bool
  169. config ARM_ERRATA_828024
  170. bool
  171. config ARM_ERRATA_829520
  172. bool
  173. config ARM_ERRATA_833069
  174. bool
  175. config ARM_ERRATA_833471
  176. bool
  177. config ARM_ERRATA_845369
  178. bool
  179. config ARM_ERRATA_852421
  180. bool
  181. config ARM_ERRATA_852423
  182. bool
  183. config ARM_ERRATA_855873
  184. bool
  185. config ARM_CORTEX_A8_CVE_2017_5715
  186. bool
  187. config ARM_CORTEX_A15_CVE_2017_5715
  188. bool
  189. config CPU_ARM720T
  190. bool
  191. select SYS_CACHE_SHIFT_5
  192. imply SYS_ARM_MMU
  193. config CPU_ARM920T
  194. bool
  195. select SYS_CACHE_SHIFT_5
  196. imply SYS_ARM_MMU
  197. config CPU_ARM926EJS
  198. bool
  199. select SYS_CACHE_SHIFT_5
  200. imply SYS_ARM_MMU
  201. config CPU_ARM946ES
  202. bool
  203. select SYS_CACHE_SHIFT_5
  204. imply SYS_ARM_MMU
  205. config CPU_ARM1136
  206. bool
  207. select SYS_CACHE_SHIFT_5
  208. imply SYS_ARM_MMU
  209. config CPU_ARM1176
  210. bool
  211. select HAS_VBAR
  212. select SYS_CACHE_SHIFT_5
  213. imply SYS_ARM_MMU
  214. config CPU_V7A
  215. bool
  216. select HAS_THUMB2
  217. select HAS_VBAR
  218. select SYS_CACHE_SHIFT_6
  219. imply SYS_ARM_MMU
  220. config CPU_V7M
  221. bool
  222. select HAS_THUMB2
  223. select SYS_ARM_MPU
  224. select SYS_CACHE_SHIFT_5
  225. select SYS_THUMB_BUILD
  226. select THUMB2_KERNEL
  227. config CPU_V7R
  228. bool
  229. select HAS_THUMB2
  230. select SYS_ARM_CACHE_CP15
  231. select SYS_ARM_MPU
  232. select SYS_CACHE_SHIFT_6
  233. config CPU_PXA
  234. bool
  235. select SYS_CACHE_SHIFT_5
  236. imply SYS_ARM_MMU
  237. config CPU_SA1100
  238. bool
  239. select SYS_CACHE_SHIFT_5
  240. imply SYS_ARM_MMU
  241. config SYS_CPU
  242. default "arm720t" if CPU_ARM720T
  243. default "arm920t" if CPU_ARM920T
  244. default "arm926ejs" if CPU_ARM926EJS
  245. default "arm946es" if CPU_ARM946ES
  246. default "arm1136" if CPU_ARM1136
  247. default "arm1176" if CPU_ARM1176
  248. default "armv7" if CPU_V7A
  249. default "armv7" if CPU_V7R
  250. default "armv7m" if CPU_V7M
  251. default "pxa" if CPU_PXA
  252. default "sa1100" if CPU_SA1100
  253. default "armv8" if ARM64
  254. config SYS_ARM_ARCH
  255. int
  256. default 4 if CPU_ARM720T
  257. default 4 if CPU_ARM920T
  258. default 5 if CPU_ARM926EJS
  259. default 5 if CPU_ARM946ES
  260. default 6 if CPU_ARM1136
  261. default 6 if CPU_ARM1176
  262. default 7 if CPU_V7A
  263. default 7 if CPU_V7M
  264. default 7 if CPU_V7R
  265. default 5 if CPU_PXA
  266. default 4 if CPU_SA1100
  267. default 8 if ARM64
  268. config SYS_CACHE_SHIFT_5
  269. bool
  270. config SYS_CACHE_SHIFT_6
  271. bool
  272. config SYS_CACHE_SHIFT_7
  273. bool
  274. config SYS_CACHELINE_SIZE
  275. int
  276. default 128 if SYS_CACHE_SHIFT_7
  277. default 64 if SYS_CACHE_SHIFT_6
  278. default 32 if SYS_CACHE_SHIFT_5
  279. choice
  280. prompt "Select the ARM data write cache policy"
  281. default SYS_ARM_CACHE_WRITETHROUGH if TARGET_BCMCYGNUS || \
  282. TARGET_BCMNSP || CPU_PXA || RZA1
  283. default SYS_ARM_CACHE_WRITEBACK
  284. config SYS_ARM_CACHE_WRITEBACK
  285. bool "Write-back (WB)"
  286. help
  287. A write updates the cache only and marks the cache line as dirty.
  288. External memory is updated only when the line is evicted or explicitly
  289. cleaned.
  290. config SYS_ARM_CACHE_WRITETHROUGH
  291. bool "Write-through (WT)"
  292. help
  293. A write updates both the cache and the external memory system.
  294. This does not mark the cache line as dirty.
  295. config SYS_ARM_CACHE_WRITEALLOC
  296. bool "Write allocation (WA)"
  297. help
  298. A cache line is allocated on a write miss. This means that executing a
  299. store instruction on the processor might cause a burst read to occur.
  300. There is a linefill to obtain the data for the cache line, before the
  301. write is performed.
  302. endchoice
  303. config ARCH_CPU_INIT
  304. bool "Enable ARCH_CPU_INIT"
  305. help
  306. Some architectures require a call to arch_cpu_init().
  307. Say Y here to enable it
  308. config SYS_ARCH_TIMER
  309. bool "ARM Generic Timer support"
  310. depends on CPU_V7A || ARM64
  311. default y if ARM64
  312. help
  313. The ARM Generic Timer (aka arch-timer) provides an architected
  314. interface to a timer source on an SoC.
  315. It is mandatory for ARMv8 implementation and widely available
  316. on ARMv7 systems.
  317. config ARM_SMCCC
  318. bool "Support for ARM SMC Calling Convention (SMCCC)"
  319. depends on CPU_V7A || ARM64
  320. select ARM_PSCI_FW
  321. help
  322. Say Y here if you want to enable ARM SMC Calling Convention.
  323. This should be enabled if U-Boot needs to communicate with system
  324. firmware (for example, PSCI) according to SMCCC.
  325. config SEMIHOSTING
  326. bool "support boot from semihosting"
  327. help
  328. In emulated environments, semihosting is a way for
  329. the hosted environment to call out to the emulator to
  330. retrieve files from the host machine.
  331. config SYS_THUMB_BUILD
  332. bool "Build U-Boot using the Thumb instruction set"
  333. depends on !ARM64
  334. help
  335. Use this flag to build U-Boot using the Thumb instruction set for
  336. ARM architectures. Thumb instruction set provides better code
  337. density. For ARM architectures that support Thumb2 this flag will
  338. result in Thumb2 code generated by GCC.
  339. config SPL_SYS_THUMB_BUILD
  340. bool "Build SPL using the Thumb instruction set"
  341. default y if SYS_THUMB_BUILD
  342. depends on !ARM64 && SPL
  343. help
  344. Use this flag to build SPL using the Thumb instruction set for
  345. ARM architectures. Thumb instruction set provides better code
  346. density. For ARM architectures that support Thumb2 this flag will
  347. result in Thumb2 code generated by GCC.
  348. config TPL_SYS_THUMB_BUILD
  349. bool "Build TPL using the Thumb instruction set"
  350. default y if SYS_THUMB_BUILD
  351. depends on TPL && !ARM64
  352. help
  353. Use this flag to build TPL using the Thumb instruction set for
  354. ARM architectures. Thumb instruction set provides better code
  355. density. For ARM architectures that support Thumb2 this flag will
  356. result in Thumb2 code generated by GCC.
  357. config SYS_L2CACHE_OFF
  358. bool "L2cache off"
  359. help
  360. If SoC does not support L2CACHE or one does not want to enable
  361. L2CACHE, choose this option.
  362. config ENABLE_ARM_SOC_BOOT0_HOOK
  363. bool "prepare BOOT0 header"
  364. help
  365. If the SoC's BOOT0 requires a header area filled with (magic)
  366. values, then choose this option, and create a file included as
  367. <asm/arch/boot0.h> which contains the required assembler code.
  368. config ARM_CORTEX_CPU_IS_UP
  369. bool
  370. default n
  371. config USE_ARCH_MEMCPY
  372. bool "Use an assembly optimized implementation of memcpy"
  373. default y
  374. depends on !ARM64
  375. help
  376. Enable the generation of an optimized version of memcpy.
  377. Such an implementation may be faster under some conditions
  378. but may increase the binary size.
  379. config SPL_USE_ARCH_MEMCPY
  380. bool "Use an assembly optimized implementation of memcpy for SPL"
  381. default y if USE_ARCH_MEMCPY
  382. depends on !ARM64 && SPL
  383. help
  384. Enable the generation of an optimized version of memcpy.
  385. Such an implementation may be faster under some conditions
  386. but may increase the binary size.
  387. config TPL_USE_ARCH_MEMCPY
  388. bool "Use an assembly optimized implementation of memcpy for TPL"
  389. default y if USE_ARCH_MEMCPY
  390. depends on !ARM64 && TPL
  391. help
  392. Enable the generation of an optimized version of memcpy.
  393. Such an implementation may be faster under some conditions
  394. but may increase the binary size.
  395. config USE_ARCH_MEMSET
  396. bool "Use an assembly optimized implementation of memset"
  397. default y
  398. depends on !ARM64
  399. help
  400. Enable the generation of an optimized version of memset.
  401. Such an implementation may be faster under some conditions
  402. but may increase the binary size.
  403. config SPL_USE_ARCH_MEMSET
  404. bool "Use an assembly optimized implementation of memset for SPL"
  405. default y if USE_ARCH_MEMSET
  406. depends on !ARM64 && SPL
  407. help
  408. Enable the generation of an optimized version of memset.
  409. Such an implementation may be faster under some conditions
  410. but may increase the binary size.
  411. config TPL_USE_ARCH_MEMSET
  412. bool "Use an assembly optimized implementation of memset for TPL"
  413. default y if USE_ARCH_MEMSET
  414. depends on !ARM64 && TPL
  415. help
  416. Enable the generation of an optimized version of memset.
  417. Such an implementation may be faster under some conditions
  418. but may increase the binary size.
  419. config ARM64_SUPPORT_AARCH32
  420. bool "ARM64 system support AArch32 execution state"
  421. depends on ARM64
  422. default y if !TARGET_THUNDERX_88XX
  423. help
  424. This ARM64 system supports AArch32 execution state.
  425. choice
  426. prompt "Target select"
  427. default TARGET_HIKEY
  428. config ARCH_AT91
  429. bool "Atmel AT91"
  430. select SPL_BOARD_INIT if SPL && !TARGET_SMARTWEB
  431. select SPL_SEPARATE_BSS if SPL
  432. config TARGET_EDB93XX
  433. bool "Support edb93xx"
  434. select CPU_ARM920T
  435. select PL010_SERIAL
  436. config TARGET_ASPENITE
  437. bool "Support aspenite"
  438. select CPU_ARM926EJS
  439. config TARGET_GPLUGD
  440. bool "Support gplugd"
  441. select CPU_ARM926EJS
  442. config ARCH_DAVINCI
  443. bool "TI DaVinci"
  444. select CPU_ARM926EJS
  445. select SPL_DM_SPI if SPL
  446. imply CMD_SAVES
  447. help
  448. Support for TI's DaVinci platform.
  449. config ARCH_KIRKWOOD
  450. bool "Marvell Kirkwood"
  451. select ARCH_MISC_INIT
  452. select BOARD_EARLY_INIT_F
  453. select CPU_ARM926EJS
  454. config ARCH_MVEBU
  455. bool "Marvell MVEBU family (Armada XP/375/38x/3700/7K/8K)"
  456. select DM
  457. select DM_ETH
  458. select DM_SERIAL
  459. select DM_SPI
  460. select DM_SPI_FLASH
  461. select SPL_DM_SPI if SPL
  462. select SPL_DM_SPI_FLASH if SPL
  463. select OF_CONTROL
  464. select OF_SEPARATE
  465. select SPI
  466. imply CMD_DM
  467. config TARGET_APF27
  468. bool "Support apf27"
  469. select CPU_ARM926EJS
  470. select SUPPORT_SPL
  471. config ARCH_ORION5X
  472. bool "Marvell Orion"
  473. select CPU_ARM926EJS
  474. config TARGET_SPEAR300
  475. bool "Support spear300"
  476. select BOARD_EARLY_INIT_F
  477. select CPU_ARM926EJS
  478. select PL011_SERIAL
  479. imply CMD_SAVES
  480. config TARGET_SPEAR310
  481. bool "Support spear310"
  482. select BOARD_EARLY_INIT_F
  483. select CPU_ARM926EJS
  484. select PL011_SERIAL
  485. imply CMD_SAVES
  486. config TARGET_SPEAR320
  487. bool "Support spear320"
  488. select BOARD_EARLY_INIT_F
  489. select CPU_ARM926EJS
  490. select PL011_SERIAL
  491. imply CMD_SAVES
  492. config TARGET_SPEAR600
  493. bool "Support spear600"
  494. select BOARD_EARLY_INIT_F
  495. select CPU_ARM926EJS
  496. select PL011_SERIAL
  497. imply CMD_SAVES
  498. config TARGET_STV0991
  499. bool "Support stv0991"
  500. select CPU_V7A
  501. select DM
  502. select DM_SERIAL
  503. select DM_SPI
  504. select DM_SPI_FLASH
  505. select PL01X_SERIAL
  506. select SPI
  507. select SPI_FLASH
  508. imply CMD_DM
  509. config TARGET_X600
  510. bool "Support x600"
  511. select BOARD_LATE_INIT
  512. select CPU_ARM926EJS
  513. select PL011_SERIAL
  514. select SUPPORT_SPL
  515. config TARGET_FLEA3
  516. bool "Support flea3"
  517. select CPU_ARM1136
  518. config TARGET_MX35PDK
  519. bool "Support mx35pdk"
  520. select BOARD_LATE_INIT
  521. select CPU_ARM1136
  522. config ARCH_BCM283X
  523. bool "Broadcom BCM283X family"
  524. select DM
  525. select DM_GPIO
  526. select DM_SERIAL
  527. select OF_CONTROL
  528. select PL01X_SERIAL
  529. select SERIAL_SEARCH_ALL
  530. imply CMD_DM
  531. imply FAT_WRITE
  532. config ARCH_BCM63158
  533. bool "Broadcom BCM63158 family"
  534. select DM
  535. select OF_CONTROL
  536. imply CMD_DM
  537. config ARCH_BCM68360
  538. bool "Broadcom BCM68360 family"
  539. select DM
  540. select OF_CONTROL
  541. imply CMD_DM
  542. config ARCH_BCM6858
  543. bool "Broadcom BCM6858 family"
  544. select DM
  545. select OF_CONTROL
  546. imply CMD_DM
  547. config TARGET_VEXPRESS_CA15_TC2
  548. bool "Support vexpress_ca15_tc2"
  549. select CPU_V7A
  550. select CPU_V7_HAS_NONSEC
  551. select CPU_V7_HAS_VIRT
  552. select PL011_SERIAL
  553. config ARCH_BCMSTB
  554. bool "Broadcom BCM7XXX family"
  555. select CPU_V7A
  556. select DM
  557. select OF_CONTROL
  558. select OF_PRIOR_STAGE
  559. imply CMD_DM
  560. help
  561. This enables support for Broadcom ARM-based set-top box
  562. chipsets, including the 7445 family of chips.
  563. config TARGET_VEXPRESS_CA5X2
  564. bool "Support vexpress_ca5x2"
  565. select CPU_V7A
  566. select PL011_SERIAL
  567. config TARGET_VEXPRESS_CA9X4
  568. bool "Support vexpress_ca9x4"
  569. select CPU_V7A
  570. select PL011_SERIAL
  571. config TARGET_BCM23550_W1D
  572. bool "Support bcm23550_w1d"
  573. select CPU_V7A
  574. imply CRC32_VERIFY
  575. imply FAT_WRITE
  576. config TARGET_BCM28155_AP
  577. bool "Support bcm28155_ap"
  578. select CPU_V7A
  579. imply CRC32_VERIFY
  580. imply FAT_WRITE
  581. config TARGET_BCMCYGNUS
  582. bool "Support bcmcygnus"
  583. select CPU_V7A
  584. imply BCM_SF2_ETH
  585. imply BCM_SF2_ETH_GMAC
  586. imply CMD_HASH
  587. imply CRC32_VERIFY
  588. imply FAT_WRITE
  589. imply HASH_VERIFY
  590. imply NETDEVICES
  591. config TARGET_BCMNSP
  592. bool "Support bcmnsp"
  593. select CPU_V7A
  594. config TARGET_BCMNS2
  595. bool "Support Broadcom Northstar2"
  596. select ARM64
  597. help
  598. Support for Broadcom Northstar 2 SoCs. NS2 is a quad-core 64-bit
  599. ARMv8 Cortex-A57 processors targeting a broad range of networking
  600. applications.
  601. config TARGET_BCMNS3
  602. bool "Support Broadcom NS3"
  603. select ARM64
  604. select BOARD_LATE_INIT
  605. help
  606. Support for Broadcom Northstar 3 SoCs. NS3 is a octo-core 64-bit
  607. ARMv8 Cortex-A72 processors targeting a broad range of networking
  608. applications.
  609. config ARCH_EXYNOS
  610. bool "Samsung EXYNOS"
  611. select DM
  612. select DM_GPIO
  613. select DM_I2C
  614. select DM_KEYBOARD
  615. select DM_SERIAL
  616. select DM_SPI
  617. select DM_SPI_FLASH
  618. select SPI
  619. imply SYS_THUMB_BUILD
  620. imply CMD_DM
  621. imply FAT_WRITE
  622. config ARCH_S5PC1XX
  623. bool "Samsung S5PC1XX"
  624. select CPU_V7A
  625. select DM
  626. select DM_GPIO
  627. select DM_I2C
  628. select DM_SERIAL
  629. imply CMD_DM
  630. config ARCH_HIGHBANK
  631. bool "Calxeda Highbank"
  632. select CPU_V7A
  633. select PL011_SERIAL
  634. config ARCH_INTEGRATOR
  635. bool "ARM Ltd. Integrator family"
  636. select DM
  637. select DM_SERIAL
  638. select PL01X_SERIAL
  639. imply CMD_DM
  640. config ARCH_IPQ40XX
  641. bool "Qualcomm IPQ40xx SoCs"
  642. select CPU_V7A
  643. select DM
  644. select DM_GPIO
  645. select DM_SERIAL
  646. select PINCTRL
  647. select CLK
  648. select OF_CONTROL
  649. imply CMD_DM
  650. config ARCH_KEYSTONE
  651. bool "TI Keystone"
  652. select CMD_POWEROFF
  653. select CPU_V7A
  654. select SUPPORT_SPL
  655. select SYS_ARCH_TIMER
  656. select SYS_THUMB_BUILD
  657. imply CMD_MTDPARTS
  658. imply CMD_SAVES
  659. imply FIT
  660. config ARCH_K3
  661. bool "Texas Instruments' K3 Architecture"
  662. select SPL
  663. select SUPPORT_SPL
  664. select FIT
  665. config ARCH_OMAP2PLUS
  666. bool "TI OMAP2+"
  667. select CPU_V7A
  668. select SPL_BOARD_INIT if SPL
  669. select SPL_STACK_R if SPL
  670. select SUPPORT_SPL
  671. imply FIT
  672. config ARCH_MESON
  673. bool "Amlogic Meson"
  674. imply DISTRO_DEFAULTS
  675. imply DM_RNG
  676. help
  677. Support for the Meson SoC family developed by Amlogic Inc.,
  678. targeted at media players and tablet computers. We currently
  679. support the S905 (GXBaby) 64-bit SoC.
  680. config ARCH_MEDIATEK
  681. bool "MediaTek SoCs"
  682. select DM
  683. select OF_CONTROL
  684. select SPL_DM if SPL
  685. select SPL_LIBCOMMON_SUPPORT if SPL
  686. select SPL_LIBGENERIC_SUPPORT if SPL
  687. select SPL_OF_CONTROL if SPL
  688. select SUPPORT_SPL
  689. help
  690. Support for the MediaTek SoCs family developed by MediaTek Inc.
  691. Please refer to doc/README.mediatek for more information.
  692. config ARCH_LPC32XX
  693. bool "NXP LPC32xx platform"
  694. select CPU_ARM926EJS
  695. select DM
  696. select DM_GPIO
  697. select DM_SERIAL
  698. select SPL_DM if SPL
  699. select SUPPORT_SPL
  700. imply CMD_DM
  701. config ARCH_IMX8
  702. bool "NXP i.MX8 platform"
  703. select ARM64
  704. select DM
  705. select OF_CONTROL
  706. select ENABLE_ARM_SOC_BOOT0_HOOK
  707. config ARCH_IMX8M
  708. bool "NXP i.MX8M platform"
  709. select ARM64
  710. select DM
  711. select SUPPORT_SPL
  712. imply CMD_DM
  713. config ARCH_IMXRT
  714. bool "NXP i.MXRT platform"
  715. select CPU_V7M
  716. select DM
  717. select DM_SERIAL
  718. select SUPPORT_SPL
  719. imply CMD_DM
  720. config ARCH_MX23
  721. bool "NXP i.MX23 family"
  722. select CPU_ARM926EJS
  723. select PL011_SERIAL
  724. select SUPPORT_SPL
  725. config ARCH_MX25
  726. bool "NXP MX25"
  727. select CPU_ARM926EJS
  728. imply MXC_GPIO
  729. config ARCH_MX28
  730. bool "NXP i.MX28 family"
  731. select CPU_ARM926EJS
  732. select PL011_SERIAL
  733. select SUPPORT_SPL
  734. config ARCH_MX31
  735. bool "NXP i.MX31 family"
  736. select CPU_ARM1136
  737. config ARCH_MX7ULP
  738. bool "NXP MX7ULP"
  739. select CPU_V7A
  740. select ROM_UNIFIED_SECTIONS
  741. imply MXC_GPIO
  742. imply SYS_THUMB_BUILD
  743. config ARCH_MX7
  744. bool "Freescale MX7"
  745. select ARCH_MISC_INIT
  746. select CPU_V7A
  747. select SYS_FSL_HAS_SEC if IMX_HAB
  748. select SYS_FSL_SEC_COMPAT_4
  749. select SYS_FSL_SEC_LE
  750. imply BOARD_EARLY_INIT_F
  751. imply MXC_GPIO
  752. imply SYS_THUMB_BUILD
  753. config ARCH_MX6
  754. bool "Freescale MX6"
  755. select CPU_V7A
  756. select SYS_FSL_HAS_SEC
  757. select SYS_FSL_SEC_COMPAT_4
  758. select SYS_FSL_SEC_LE
  759. imply MXC_GPIO
  760. imply SYS_THUMB_BUILD
  761. if ARCH_MX6
  762. config SPL_LDSCRIPT
  763. default "arch/arm/mach-omap2/u-boot-spl.lds"
  764. endif
  765. config ARCH_MX5
  766. bool "Freescale MX5"
  767. select BOARD_EARLY_INIT_F
  768. select CPU_V7A
  769. imply MXC_GPIO
  770. config ARCH_NEXELL
  771. bool "Nexell S5P4418/S5P6818 SoC"
  772. select ENABLE_ARM_SOC_BOOT0_HOOK
  773. select DM
  774. config ARCH_OWL
  775. bool "Actions Semi OWL SoCs"
  776. select DM
  777. select DM_ETH
  778. select DM_SERIAL
  779. select OWL_SERIAL
  780. select CLK
  781. select CLK_OWL
  782. select OF_CONTROL
  783. select SYS_RELOC_GD_ENV_ADDR
  784. imply CMD_DM
  785. config ARCH_QEMU
  786. bool "QEMU Virtual Platform"
  787. select ARCH_SUPPORT_TFABOOT
  788. select DM
  789. select DM_SERIAL
  790. select OF_CONTROL
  791. select PL01X_SERIAL
  792. imply CMD_DM
  793. imply DM_RTC
  794. imply RTC_PL031
  795. config ARCH_RMOBILE
  796. bool "Renesas ARM SoCs"
  797. select BOARD_EARLY_INIT_F if !RZA1
  798. select DM
  799. select DM_SERIAL
  800. imply CMD_DM
  801. imply FAT_WRITE
  802. imply SYS_THUMB_BUILD
  803. imply ARCH_MISC_INIT if DISPLAY_CPUINFO
  804. config TARGET_S32V234EVB
  805. bool "Support s32v234evb"
  806. select ARM64
  807. select SYS_FSL_ERRATUM_ESDHC111
  808. config ARCH_SNAPDRAGON
  809. bool "Qualcomm Snapdragon SoCs"
  810. select ARM64
  811. select DM
  812. select DM_GPIO
  813. select DM_SERIAL
  814. select MSM_SMEM
  815. select OF_CONTROL
  816. select OF_SEPARATE
  817. select SMEM
  818. select SPMI
  819. imply CMD_DM
  820. config ARCH_SOCFPGA
  821. bool "Altera SOCFPGA family"
  822. select ARCH_EARLY_INIT_R
  823. select ARCH_MISC_INIT if !TARGET_SOCFPGA_ARRIA10
  824. select ARM64 if TARGET_SOCFPGA_STRATIX10 || TARGET_SOCFPGA_AGILEX
  825. select CPU_V7A if TARGET_SOCFPGA_GEN5 || TARGET_SOCFPGA_ARRIA10
  826. select DM
  827. select DM_SERIAL
  828. select ENABLE_ARM_SOC_BOOT0_HOOK if TARGET_SOCFPGA_GEN5 || TARGET_SOCFPGA_ARRIA10
  829. select OF_CONTROL
  830. select SPL_DM_RESET if DM_RESET
  831. select SPL_DM_SERIAL
  832. select SPL_LIBCOMMON_SUPPORT
  833. select SPL_LIBGENERIC_SUPPORT
  834. select SPL_NAND_SUPPORT if SPL_NAND_DENALI
  835. select SPL_OF_CONTROL
  836. select SPL_SEPARATE_BSS if TARGET_SOCFPGA_STRATIX10 || TARGET_SOCFPGA_AGILEX
  837. select SPL_SERIAL_SUPPORT
  838. select SPL_SYSRESET
  839. select SPL_WATCHDOG_SUPPORT
  840. select SUPPORT_SPL
  841. select SYS_NS16550
  842. select SYS_THUMB_BUILD if TARGET_SOCFPGA_GEN5 || TARGET_SOCFPGA_ARRIA10
  843. select SYSRESET
  844. select SYSRESET_SOCFPGA if TARGET_SOCFPGA_GEN5 || TARGET_SOCFPGA_ARRIA10
  845. select SYSRESET_SOCFPGA_S10 if TARGET_SOCFPGA_STRATIX10
  846. imply CMD_DM
  847. imply CMD_MTDPARTS
  848. imply CRC32_VERIFY
  849. imply DM_SPI
  850. imply DM_SPI_FLASH
  851. imply FAT_WRITE
  852. imply SPL
  853. imply SPL_DM
  854. imply SPL_DM_SPI
  855. imply SPL_DM_SPI_FLASH
  856. imply SPL_LIBDISK_SUPPORT
  857. imply SPL_MMC_SUPPORT
  858. imply SYS_MMCSD_RAW_MODE_U_BOOT_USE_PARTITION
  859. imply SYS_MMCSD_RAW_MODE_U_BOOT_USE_PARTITION_TYPE
  860. imply SPL_SPI_FLASH_SUPPORT
  861. imply SPL_SPI_SUPPORT
  862. imply L2X0_CACHE
  863. config ARCH_SUNXI
  864. bool "Support sunxi (Allwinner) SoCs"
  865. select BINMAN
  866. select CMD_GPIO
  867. select CMD_MMC if MMC
  868. select CMD_USB if DISTRO_DEFAULTS
  869. select CLK
  870. select DM
  871. select DM_ETH
  872. select DM_GPIO
  873. select DM_KEYBOARD
  874. select DM_MMC if MMC
  875. select DM_SCSI if SCSI
  876. select DM_SERIAL
  877. select DM_USB if DISTRO_DEFAULTS
  878. select OF_BOARD_SETUP
  879. select OF_CONTROL
  880. select OF_SEPARATE
  881. select SPECIFY_CONSOLE_INDEX
  882. select SPL_STACK_R if SPL
  883. select SPL_SYS_MALLOC_SIMPLE if SPL
  884. select SPL_SYS_THUMB_BUILD if !ARM64
  885. select SUNXI_GPIO
  886. select SYS_NS16550
  887. select SYS_THUMB_BUILD if !ARM64
  888. select USB if DISTRO_DEFAULTS
  889. select USB_KEYBOARD if DISTRO_DEFAULTS
  890. select USB_STORAGE if DISTRO_DEFAULTS
  891. select SPL_USE_TINY_PRINTF
  892. select USE_PREBOOT
  893. select SYS_RELOC_GD_ENV_ADDR
  894. imply CMD_DM
  895. imply CMD_GPT
  896. imply CMD_UBI if MTD_RAW_NAND
  897. imply DISTRO_DEFAULTS
  898. imply FAT_WRITE
  899. imply FIT
  900. imply OF_LIBFDT_OVERLAY
  901. imply PRE_CONSOLE_BUFFER
  902. imply SPL_GPIO_SUPPORT
  903. imply SPL_LIBCOMMON_SUPPORT
  904. imply SPL_LIBGENERIC_SUPPORT
  905. imply SPL_MMC_SUPPORT if MMC
  906. imply SPL_POWER_SUPPORT
  907. imply SPL_SERIAL_SUPPORT
  908. imply USB_GADGET
  909. config ARCH_U8500
  910. bool "ST-Ericsson U8500 Series"
  911. select CPU_V7A
  912. select DM
  913. select DM_GPIO
  914. select DM_MMC if MMC
  915. select DM_SERIAL
  916. select DM_USB if USB
  917. select OF_CONTROL
  918. select SYSRESET
  919. select TIMER
  920. imply ARM_PL180_MMCI
  921. imply DM_RTC
  922. imply NOMADIK_MTU_TIMER
  923. imply PL01X_SERIAL
  924. imply RTC_PL031
  925. imply SYSRESET_SYSCON
  926. config ARCH_VERSAL
  927. bool "Support Xilinx Versal Platform"
  928. select ARM64
  929. select CLK
  930. select DM
  931. select DM_ETH if NET
  932. select DM_MMC if MMC
  933. select DM_SERIAL
  934. select OF_CONTROL
  935. imply BOARD_LATE_INIT
  936. config ARCH_VF610
  937. bool "Freescale Vybrid"
  938. select CPU_V7A
  939. select SYS_FSL_ERRATUM_ESDHC111
  940. imply CMD_MTDPARTS
  941. imply MTD_RAW_NAND
  942. config ARCH_ZYNQ
  943. bool "Xilinx Zynq based platform"
  944. select CLK
  945. select CLK_ZYNQ
  946. select CPU_V7A
  947. select DM
  948. select DM_ETH if NET
  949. select DM_MMC if MMC
  950. select DM_SERIAL
  951. select DM_SPI
  952. select DM_SPI_FLASH
  953. select DM_USB if USB
  954. select OF_CONTROL
  955. select SPI
  956. select SPL_BOARD_INIT if SPL
  957. select SPL_CLK if SPL
  958. select SPL_DM if SPL
  959. select SPL_DM_SPI if SPL
  960. select SPL_DM_SPI_FLASH if SPL
  961. select SPL_OF_CONTROL if SPL
  962. select SPL_SEPARATE_BSS if SPL
  963. select SUPPORT_SPL
  964. imply ARCH_EARLY_INIT_R
  965. imply BOARD_LATE_INIT
  966. imply CMD_CLK
  967. imply CMD_DM
  968. imply CMD_SPL
  969. imply FAT_WRITE
  970. config ARCH_ZYNQMP_R5
  971. bool "Xilinx ZynqMP R5 based platform"
  972. select CLK
  973. select CPU_V7R
  974. select DM
  975. select DM_ETH if NET
  976. select DM_MMC if MMC
  977. select DM_SERIAL
  978. select OF_CONTROL
  979. imply CMD_DM
  980. imply DM_USB_GADGET
  981. config ARCH_ZYNQMP
  982. bool "Xilinx ZynqMP based platform"
  983. select ARM64
  984. select CLK
  985. select DM
  986. select DM_ETH if NET
  987. select DM_MAILBOX
  988. select DM_MMC if MMC
  989. select DM_SERIAL
  990. select DM_SPI if SPI
  991. select DM_SPI_FLASH if DM_SPI
  992. select DM_USB if USB
  993. select FIRMWARE
  994. select OF_CONTROL
  995. select SPL_BOARD_INIT if SPL
  996. select SPL_CLK if SPL
  997. select SPL_DM_SPI if SPI
  998. select SPL_DM_SPI_FLASH if SPL_DM_SPI
  999. select SPL_DM_MAILBOX if SPL
  1000. select SPL_FIRMWARE if SPL
  1001. select SPL_SEPARATE_BSS if SPL
  1002. select SUPPORT_SPL
  1003. select ZYNQMP_IPI
  1004. imply BOARD_LATE_INIT
  1005. imply CMD_DM
  1006. imply FAT_WRITE
  1007. imply MP
  1008. imply DM_USB_GADGET
  1009. config ARCH_TEGRA
  1010. bool "NVIDIA Tegra"
  1011. imply DISTRO_DEFAULTS
  1012. imply FAT_WRITE
  1013. config TARGET_VEXPRESS64_AEMV8A
  1014. bool "Support vexpress_aemv8a"
  1015. select ARM64
  1016. select PL01X_SERIAL
  1017. config TARGET_VEXPRESS64_BASE_FVP
  1018. bool "Support Versatile Express ARMv8a FVP BASE model"
  1019. select ARM64
  1020. select PL01X_SERIAL
  1021. select SEMIHOSTING
  1022. config TARGET_VEXPRESS64_JUNO
  1023. bool "Support Versatile Express Juno Development Platform"
  1024. select ARM64
  1025. select PL01X_SERIAL
  1026. select DM
  1027. select OF_CONTROL
  1028. select OF_BOARD
  1029. select CLK
  1030. select DM_SERIAL
  1031. select ARM_PSCI_FW
  1032. select PSCI_RESET
  1033. select DM_ETH
  1034. select BLK
  1035. select USB
  1036. select DM_USB
  1037. config TARGET_LS2080A_EMU
  1038. bool "Support ls2080a_emu"
  1039. select ARCH_LS2080A
  1040. select ARM64
  1041. select ARMV8_MULTIENTRY
  1042. select FSL_DDR_SYNC_REFRESH
  1043. help
  1044. Support for Freescale LS2080A_EMU platform.
  1045. The LS2080A Development System (EMULATOR) is a pre-silicon
  1046. development platform that supports the QorIQ LS2080A
  1047. Layerscape Architecture processor.
  1048. config TARGET_LS2080A_SIMU
  1049. bool "Support ls2080a_simu"
  1050. select ARCH_LS2080A
  1051. select ARM64
  1052. select ARMV8_MULTIENTRY
  1053. select BOARD_LATE_INIT
  1054. help
  1055. Support for Freescale LS2080A_SIMU platform.
  1056. The LS2080A Development System (QDS) is a pre silicon
  1057. development platform that supports the QorIQ LS2080A
  1058. Layerscape Architecture processor.
  1059. config TARGET_LS1088AQDS
  1060. bool "Support ls1088aqds"
  1061. select ARCH_LS1088A
  1062. select ARM64
  1063. select ARMV8_MULTIENTRY
  1064. select ARCH_SUPPORT_TFABOOT
  1065. select BOARD_LATE_INIT
  1066. select SUPPORT_SPL
  1067. select FSL_DDR_INTERACTIVE if !SD_BOOT
  1068. help
  1069. Support for NXP LS1088AQDS platform.
  1070. The LS1088A Development System (QDS) is a high-performance
  1071. development platform that supports the QorIQ LS1088A
  1072. Layerscape Architecture processor.
  1073. config TARGET_LS2080AQDS
  1074. bool "Support ls2080aqds"
  1075. select ARCH_LS2080A
  1076. select ARM64
  1077. select ARMV8_MULTIENTRY
  1078. select ARCH_SUPPORT_TFABOOT
  1079. select BOARD_LATE_INIT
  1080. select SUPPORT_SPL
  1081. imply SCSI
  1082. imply SCSI_AHCI
  1083. select FSL_DDR_BIST
  1084. select FSL_DDR_INTERACTIVE if !SPL
  1085. help
  1086. Support for Freescale LS2080AQDS platform.
  1087. The LS2080A Development System (QDS) is a high-performance
  1088. development platform that supports the QorIQ LS2080A
  1089. Layerscape Architecture processor.
  1090. config TARGET_LS2080ARDB
  1091. bool "Support ls2080ardb"
  1092. select ARCH_LS2080A
  1093. select ARM64
  1094. select ARMV8_MULTIENTRY
  1095. select ARCH_SUPPORT_TFABOOT
  1096. select BOARD_LATE_INIT
  1097. select SUPPORT_SPL
  1098. select FSL_DDR_BIST
  1099. select FSL_DDR_INTERACTIVE if !SPL
  1100. imply SCSI
  1101. imply SCSI_AHCI
  1102. help
  1103. Support for Freescale LS2080ARDB platform.
  1104. The LS2080A Reference design board (RDB) is a high-performance
  1105. development platform that supports the QorIQ LS2080A
  1106. Layerscape Architecture processor.
  1107. config TARGET_LS2081ARDB
  1108. bool "Support ls2081ardb"
  1109. select ARCH_LS2080A
  1110. select ARM64
  1111. select ARMV8_MULTIENTRY
  1112. select BOARD_LATE_INIT
  1113. select SUPPORT_SPL
  1114. help
  1115. Support for Freescale LS2081ARDB platform.
  1116. The LS2081A Reference design board (RDB) is a high-performance
  1117. development platform that supports the QorIQ LS2081A/LS2041A
  1118. Layerscape Architecture processor.
  1119. config TARGET_LX2160ARDB
  1120. bool "Support lx2160ardb"
  1121. select ARCH_LX2160A
  1122. select ARM64
  1123. select ARMV8_MULTIENTRY
  1124. select ARCH_SUPPORT_TFABOOT
  1125. select BOARD_LATE_INIT
  1126. help
  1127. Support for NXP LX2160ARDB platform.
  1128. The lx2160ardb (LX2160A Reference design board (RDB)
  1129. is a high-performance development platform that supports the
  1130. QorIQ LX2160A/LX2120A/LX2080A Layerscape Architecture processor.
  1131. config TARGET_LX2160AQDS
  1132. bool "Support lx2160aqds"
  1133. select ARCH_LX2160A
  1134. select ARM64
  1135. select ARMV8_MULTIENTRY
  1136. select ARCH_SUPPORT_TFABOOT
  1137. select BOARD_LATE_INIT
  1138. help
  1139. Support for NXP LX2160AQDS platform.
  1140. The lx2160aqds (LX2160A QorIQ Development System (QDS)
  1141. is a high-performance development platform that supports the
  1142. QorIQ LX2160A/LX2120A/LX2080A Layerscape Architecture processor.
  1143. config TARGET_HIKEY
  1144. bool "Support HiKey 96boards Consumer Edition Platform"
  1145. select ARM64
  1146. select DM
  1147. select DM_GPIO
  1148. select DM_SERIAL
  1149. select OF_CONTROL
  1150. select PL01X_SERIAL
  1151. select SPECIFY_CONSOLE_INDEX
  1152. imply CMD_DM
  1153. help
  1154. Support for HiKey 96boards platform. It features a HI6220
  1155. SoC, with 8xA53 CPU, mali450 gpu, and 1GB RAM.
  1156. config TARGET_HIKEY960
  1157. bool "Support HiKey960 96boards Consumer Edition Platform"
  1158. select ARM64
  1159. select DM
  1160. select DM_SERIAL
  1161. select OF_CONTROL
  1162. select PL01X_SERIAL
  1163. imply CMD_DM
  1164. help
  1165. Support for HiKey960 96boards platform. It features a HI3660
  1166. SoC, with 4xA73 CPU, 4xA53 CPU, MALI-G71 GPU, and 3GB RAM.
  1167. config TARGET_POPLAR
  1168. bool "Support Poplar 96boards Enterprise Edition Platform"
  1169. select ARM64
  1170. select DM
  1171. select DM_SERIAL
  1172. select DM_USB
  1173. select OF_CONTROL
  1174. select PL01X_SERIAL
  1175. imply CMD_DM
  1176. help
  1177. Support for Poplar 96boards EE platform. It features a HI3798cv200
  1178. SoC, with 4xA53 CPU, 1GB RAM and the high performance Mali T720 GPU
  1179. making it capable of running any commercial set-top solution based on
  1180. Linux or Android.
  1181. config TARGET_LS1012AQDS
  1182. bool "Support ls1012aqds"
  1183. select ARCH_LS1012A
  1184. select ARM64
  1185. select ARCH_SUPPORT_TFABOOT
  1186. select BOARD_LATE_INIT
  1187. help
  1188. Support for Freescale LS1012AQDS platform.
  1189. The LS1012A Development System (QDS) is a high-performance
  1190. development platform that supports the QorIQ LS1012A
  1191. Layerscape Architecture processor.
  1192. config TARGET_LS1012ARDB
  1193. bool "Support ls1012ardb"
  1194. select ARCH_LS1012A
  1195. select ARM64
  1196. select ARCH_SUPPORT_TFABOOT
  1197. select BOARD_LATE_INIT
  1198. imply SCSI
  1199. imply SCSI_AHCI
  1200. help
  1201. Support for Freescale LS1012ARDB platform.
  1202. The LS1012A Reference design board (RDB) is a high-performance
  1203. development platform that supports the QorIQ LS1012A
  1204. Layerscape Architecture processor.
  1205. config TARGET_LS1012A2G5RDB
  1206. bool "Support ls1012a2g5rdb"
  1207. select ARCH_LS1012A
  1208. select ARM64
  1209. select ARCH_SUPPORT_TFABOOT
  1210. select BOARD_LATE_INIT
  1211. imply SCSI
  1212. help
  1213. Support for Freescale LS1012A2G5RDB platform.
  1214. The LS1012A 2G5 Reference design board (RDB) is a high-performance
  1215. development platform that supports the QorIQ LS1012A
  1216. Layerscape Architecture processor.
  1217. config TARGET_LS1012AFRWY
  1218. bool "Support ls1012afrwy"
  1219. select ARCH_LS1012A
  1220. select ARM64
  1221. select ARCH_SUPPORT_TFABOOT
  1222. select BOARD_LATE_INIT
  1223. imply SCSI
  1224. imply SCSI_AHCI
  1225. help
  1226. Support for Freescale LS1012AFRWY platform.
  1227. The LS1012A FRWY board (FRWY) is a high-performance
  1228. development platform that supports the QorIQ LS1012A
  1229. Layerscape Architecture processor.
  1230. config TARGET_LS1012AFRDM
  1231. bool "Support ls1012afrdm"
  1232. select ARCH_LS1012A
  1233. select ARM64
  1234. select ARCH_SUPPORT_TFABOOT
  1235. help
  1236. Support for Freescale LS1012AFRDM platform.
  1237. The LS1012A Freedom board (FRDM) is a high-performance
  1238. development platform that supports the QorIQ LS1012A
  1239. Layerscape Architecture processor.
  1240. config TARGET_LS1028AQDS
  1241. bool "Support ls1028aqds"
  1242. select ARCH_LS1028A
  1243. select ARM64
  1244. select ARMV8_MULTIENTRY
  1245. select ARCH_SUPPORT_TFABOOT
  1246. select BOARD_LATE_INIT
  1247. help
  1248. Support for Freescale LS1028AQDS platform
  1249. The LS1028A Development System (QDS) is a high-performance
  1250. development platform that supports the QorIQ LS1028A
  1251. Layerscape Architecture processor.
  1252. config TARGET_LS1028ARDB
  1253. bool "Support ls1028ardb"
  1254. select ARCH_LS1028A
  1255. select ARM64
  1256. select ARMV8_MULTIENTRY
  1257. select ARCH_SUPPORT_TFABOOT
  1258. select BOARD_LATE_INIT
  1259. help
  1260. Support for Freescale LS1028ARDB platform
  1261. The LS1028A Development System (RDB) is a high-performance
  1262. development platform that supports the QorIQ LS1028A
  1263. Layerscape Architecture processor.
  1264. config TARGET_LS1088ARDB
  1265. bool "Support ls1088ardb"
  1266. select ARCH_LS1088A
  1267. select ARM64
  1268. select ARMV8_MULTIENTRY
  1269. select ARCH_SUPPORT_TFABOOT
  1270. select BOARD_LATE_INIT
  1271. select SUPPORT_SPL
  1272. select FSL_DDR_INTERACTIVE if !SD_BOOT
  1273. help
  1274. Support for NXP LS1088ARDB platform.
  1275. The LS1088A Reference design board (RDB) is a high-performance
  1276. development platform that supports the QorIQ LS1088A
  1277. Layerscape Architecture processor.
  1278. config TARGET_LS1021AQDS
  1279. bool "Support ls1021aqds"
  1280. select ARCH_LS1021A
  1281. select ARCH_SUPPORT_PSCI
  1282. select BOARD_EARLY_INIT_F
  1283. select BOARD_LATE_INIT
  1284. select CPU_V7A
  1285. select CPU_V7_HAS_NONSEC
  1286. select CPU_V7_HAS_VIRT
  1287. select LS1_DEEP_SLEEP
  1288. select SUPPORT_SPL
  1289. select SYS_FSL_DDR
  1290. select FSL_DDR_INTERACTIVE
  1291. select DM_SPI_FLASH if FSL_DSPI || FSL_QSPI
  1292. select SPI_FLASH_DATAFLASH if FSL_DSPI || FSL_QSPI
  1293. imply SCSI
  1294. config TARGET_LS1021ATWR
  1295. bool "Support ls1021atwr"
  1296. select ARCH_LS1021A
  1297. select ARCH_SUPPORT_PSCI
  1298. select BOARD_EARLY_INIT_F
  1299. select BOARD_LATE_INIT
  1300. select CPU_V7A
  1301. select CPU_V7_HAS_NONSEC
  1302. select CPU_V7_HAS_VIRT
  1303. select LS1_DEEP_SLEEP
  1304. select SUPPORT_SPL
  1305. select DM_SPI_FLASH if FSL_DSPI || FSL_QSPI
  1306. imply SCSI
  1307. config TARGET_LS1021ATSN
  1308. bool "Support ls1021atsn"
  1309. select ARCH_LS1021A
  1310. select ARCH_SUPPORT_PSCI
  1311. select BOARD_EARLY_INIT_F
  1312. select BOARD_LATE_INIT
  1313. select CPU_V7A
  1314. select CPU_V7_HAS_NONSEC
  1315. select CPU_V7_HAS_VIRT
  1316. select LS1_DEEP_SLEEP
  1317. select SUPPORT_SPL
  1318. imply SCSI
  1319. config TARGET_LS1021AIOT
  1320. bool "Support ls1021aiot"
  1321. select ARCH_LS1021A
  1322. select ARCH_SUPPORT_PSCI
  1323. select BOARD_LATE_INIT
  1324. select CPU_V7A
  1325. select CPU_V7_HAS_NONSEC
  1326. select CPU_V7_HAS_VIRT
  1327. select SUPPORT_SPL
  1328. select DM_SPI_FLASH if FSL_DSPI || FSL_QSPI
  1329. imply SCSI
  1330. help
  1331. Support for Freescale LS1021AIOT platform.
  1332. The LS1021A Freescale board (IOT) is a high-performance
  1333. development platform that supports the QorIQ LS1021A
  1334. Layerscape Architecture processor.
  1335. config TARGET_LS1043AQDS
  1336. bool "Support ls1043aqds"
  1337. select ARCH_LS1043A
  1338. select ARM64
  1339. select ARMV8_MULTIENTRY
  1340. select ARCH_SUPPORT_TFABOOT
  1341. select BOARD_EARLY_INIT_F
  1342. select BOARD_LATE_INIT
  1343. select SUPPORT_SPL
  1344. select FSL_DDR_INTERACTIVE if !SPL
  1345. select FSL_DSPI if !SPL_NO_DSPI
  1346. select DM_SPI_FLASH if FSL_DSPI
  1347. imply SCSI
  1348. imply SCSI_AHCI
  1349. help
  1350. Support for Freescale LS1043AQDS platform.
  1351. config TARGET_LS1043ARDB
  1352. bool "Support ls1043ardb"
  1353. select ARCH_LS1043A
  1354. select ARM64
  1355. select ARMV8_MULTIENTRY
  1356. select ARCH_SUPPORT_TFABOOT
  1357. select BOARD_EARLY_INIT_F
  1358. select BOARD_LATE_INIT
  1359. select SUPPORT_SPL
  1360. select FSL_DSPI if !SPL_NO_DSPI
  1361. select DM_SPI_FLASH if FSL_DSPI
  1362. help
  1363. Support for Freescale LS1043ARDB platform.
  1364. config TARGET_LS1046AQDS
  1365. bool "Support ls1046aqds"
  1366. select ARCH_LS1046A
  1367. select ARM64
  1368. select ARMV8_MULTIENTRY
  1369. select ARCH_SUPPORT_TFABOOT
  1370. select BOARD_EARLY_INIT_F
  1371. select BOARD_LATE_INIT
  1372. select DM_SPI_FLASH if DM_SPI
  1373. select SUPPORT_SPL
  1374. select FSL_DDR_BIST if !SPL
  1375. select FSL_DDR_INTERACTIVE if !SPL
  1376. select FSL_DDR_INTERACTIVE if !SPL
  1377. imply SCSI
  1378. help
  1379. Support for Freescale LS1046AQDS platform.
  1380. The LS1046A Development System (QDS) is a high-performance
  1381. development platform that supports the QorIQ LS1046A
  1382. Layerscape Architecture processor.
  1383. config TARGET_LS1046ARDB
  1384. bool "Support ls1046ardb"
  1385. select ARCH_LS1046A
  1386. select ARM64
  1387. select ARMV8_MULTIENTRY
  1388. select ARCH_SUPPORT_TFABOOT
  1389. select BOARD_EARLY_INIT_F
  1390. select BOARD_LATE_INIT
  1391. select DM_SPI_FLASH if DM_SPI
  1392. select POWER_MC34VR500
  1393. select SUPPORT_SPL
  1394. select FSL_DDR_BIST
  1395. select FSL_DDR_INTERACTIVE if !SPL
  1396. imply SCSI
  1397. help
  1398. Support for Freescale LS1046ARDB platform.
  1399. The LS1046A Reference Design Board (RDB) is a high-performance
  1400. development platform that supports the QorIQ LS1046A
  1401. Layerscape Architecture processor.
  1402. config TARGET_LS1046AFRWY
  1403. bool "Support ls1046afrwy"
  1404. select ARCH_LS1046A
  1405. select ARM64
  1406. select ARMV8_MULTIENTRY
  1407. select ARCH_SUPPORT_TFABOOT
  1408. select BOARD_EARLY_INIT_F
  1409. select BOARD_LATE_INIT
  1410. select DM_SPI_FLASH if DM_SPI
  1411. imply SCSI
  1412. help
  1413. Support for Freescale LS1046AFRWY platform.
  1414. The LS1046A Freeway Board (FRWY) is a high-performance
  1415. development platform that supports the QorIQ LS1046A
  1416. Layerscape Architecture processor.
  1417. config TARGET_COLIBRI_PXA270
  1418. bool "Support colibri_pxa270"
  1419. select CPU_PXA
  1420. config ARCH_UNIPHIER
  1421. bool "Socionext UniPhier SoCs"
  1422. select BOARD_LATE_INIT
  1423. select DM
  1424. select DM_ETH
  1425. select DM_GPIO
  1426. select DM_I2C
  1427. select DM_MMC
  1428. select DM_MTD
  1429. select DM_RESET
  1430. select DM_SERIAL
  1431. select DM_USB
  1432. select OF_BOARD_SETUP
  1433. select OF_CONTROL
  1434. select OF_LIBFDT
  1435. select PINCTRL
  1436. select SPL_BOARD_INIT if SPL
  1437. select SPL_DM if SPL
  1438. select SPL_LIBCOMMON_SUPPORT if SPL
  1439. select SPL_LIBGENERIC_SUPPORT if SPL
  1440. select SPL_OF_CONTROL if SPL
  1441. select SPL_PINCTRL if SPL
  1442. select SUPPORT_SPL
  1443. imply CMD_DM
  1444. imply DISTRO_DEFAULTS
  1445. imply FAT_WRITE
  1446. help
  1447. Support for UniPhier SoC family developed by Socionext Inc.
  1448. (formerly, System LSI Business Division of Panasonic Corporation)
  1449. config ARCH_STM32
  1450. bool "Support STMicroelectronics STM32 MCU with cortex M"
  1451. select CPU_V7M
  1452. select DM
  1453. select DM_SERIAL
  1454. imply CMD_DM
  1455. config ARCH_STI
  1456. bool "Support STMicrolectronics SoCs"
  1457. select BLK
  1458. select CPU_V7A
  1459. select DM
  1460. select DM_MMC
  1461. select DM_RESET
  1462. select DM_SERIAL
  1463. imply CMD_DM
  1464. help
  1465. Support for STMicroelectronics STiH407/10 SoC family.
  1466. This SoC is used on Linaro 96Board STiH410-B2260
  1467. config ARCH_STM32MP
  1468. bool "Support STMicroelectronics STM32MP Socs with cortex A"
  1469. select ARCH_MISC_INIT
  1470. select ARCH_SUPPORT_TFABOOT
  1471. select BOARD_LATE_INIT
  1472. select CLK
  1473. select DM
  1474. select DM_GPIO
  1475. select DM_RESET
  1476. select DM_SERIAL
  1477. select MISC
  1478. select OF_CONTROL
  1479. select OF_LIBFDT
  1480. select OF_SYSTEM_SETUP
  1481. select PINCTRL
  1482. select REGMAP
  1483. select SUPPORT_SPL
  1484. select SYSCON
  1485. select SYSRESET
  1486. select SYS_THUMB_BUILD
  1487. imply SPL_SYSRESET
  1488. imply CMD_DM
  1489. imply CMD_POWEROFF
  1490. imply OF_LIBFDT_OVERLAY
  1491. imply ENV_VARS_UBOOT_RUNTIME_CONFIG
  1492. imply USE_PREBOOT
  1493. help
  1494. Support for STM32MP SoC family developed by STMicroelectronics,
  1495. MPUs based on ARM cortex A core
  1496. U-BOOT is running in DDR, loaded by the First Stage BootLoader (FSBL).
  1497. FSBL can be TF-A: Trusted Firmware for Cortex A, for trusted boot
  1498. chain.
  1499. SPL is the unsecure FSBL for the basic boot chain.
  1500. config ARCH_ROCKCHIP
  1501. bool "Support Rockchip SoCs"
  1502. select BLK
  1503. select BINMAN if !ARM64
  1504. select DM
  1505. select DM_GPIO
  1506. select DM_I2C
  1507. select DM_MMC
  1508. select DM_PWM
  1509. select DM_REGULATOR
  1510. select DM_SERIAL
  1511. select DM_SPI
  1512. select DM_SPI_FLASH
  1513. select DM_USB if USB
  1514. select ENABLE_ARM_SOC_BOOT0_HOOK
  1515. select OF_CONTROL
  1516. select SPI
  1517. select SPL_DM if SPL
  1518. select SPL_DM_SPI if SPL
  1519. select SPL_DM_SPI_FLASH if SPL
  1520. select SYS_MALLOC_F
  1521. select SYS_THUMB_BUILD if !ARM64
  1522. imply ADC
  1523. imply CMD_DM
  1524. imply DEBUG_UART_BOARD_INIT
  1525. imply DISTRO_DEFAULTS
  1526. imply FAT_WRITE
  1527. imply SARADC_ROCKCHIP
  1528. imply SPL_SYSRESET
  1529. imply SPL_SYS_MALLOC_SIMPLE
  1530. imply SYS_NS16550
  1531. imply TPL_SYSRESET
  1532. imply USB_FUNCTION_FASTBOOT
  1533. config TARGET_THUNDERX_88XX
  1534. bool "Support ThunderX 88xx"
  1535. select ARM64
  1536. select OF_CONTROL
  1537. select PL01X_SERIAL
  1538. select SYS_CACHE_SHIFT_7
  1539. config ARCH_ASPEED
  1540. bool "Support Aspeed SoCs"
  1541. select DM
  1542. select OF_CONTROL
  1543. imply CMD_DM
  1544. config TARGET_DURIAN
  1545. bool "Support Phytium Durian Platform"
  1546. select ARM64
  1547. help
  1548. Support for durian platform.
  1549. It has 2GB Sdram, uart and pcie.
  1550. config TARGET_PRESIDIO_ASIC
  1551. bool "Support Cortina Presidio ASIC Platform"
  1552. select ARM64
  1553. config TARGET_XENGUEST_ARM64
  1554. bool "Xen guest ARM64"
  1555. select ARM64
  1556. select XEN
  1557. select OF_CONTROL
  1558. select LINUX_KERNEL_IMAGE_HEADER
  1559. select XEN_SERIAL
  1560. select SSCANF
  1561. endchoice
  1562. config ARCH_SUPPORT_TFABOOT
  1563. bool
  1564. config TFABOOT
  1565. bool "Support for booting from TF-A"
  1566. depends on ARCH_SUPPORT_TFABOOT
  1567. default n
  1568. help
  1569. Enabling this will make a U-Boot binary that is capable of being
  1570. booted via TF-A (Trusted Firmware for Cortex-A).
  1571. config TI_SECURE_DEVICE
  1572. bool "HS Device Type Support"
  1573. depends on ARCH_KEYSTONE || ARCH_OMAP2PLUS || ARCH_K3
  1574. help
  1575. If a high secure (HS) device type is being used, this config
  1576. must be set. This option impacts various aspects of the
  1577. build system (to create signed boot images that can be
  1578. authenticated) and the code. See the doc/README.ti-secure
  1579. file for further details.
  1580. if AM43XX || AM33XX || OMAP54XX || ARCH_KEYSTONE
  1581. config ISW_ENTRY_ADDR
  1582. hex "Address in memory or XIP address of bootloader entry point"
  1583. default 0x402F4000 if AM43XX
  1584. default 0x402F0400 if AM33XX
  1585. default 0x40301350 if OMAP54XX
  1586. help
  1587. After any reset, the boot ROM searches the boot media for a valid
  1588. boot image. For non-XIP devices, the ROM then copies the image into
  1589. internal memory. For all boot modes, after the ROM processes the
  1590. boot image it eventually computes the entry point address depending
  1591. on the device type (secure/non-secure), boot media (xip/non-xip) and
  1592. image headers.
  1593. endif
  1594. source "arch/arm/mach-aspeed/Kconfig"
  1595. source "arch/arm/mach-at91/Kconfig"
  1596. source "arch/arm/mach-bcm283x/Kconfig"
  1597. source "arch/arm/mach-bcmstb/Kconfig"
  1598. source "arch/arm/mach-davinci/Kconfig"
  1599. source "arch/arm/mach-exynos/Kconfig"
  1600. source "arch/arm/mach-highbank/Kconfig"
  1601. source "arch/arm/mach-integrator/Kconfig"
  1602. source "arch/arm/mach-ipq40xx/Kconfig"
  1603. source "arch/arm/mach-k3/Kconfig"
  1604. source "arch/arm/mach-keystone/Kconfig"
  1605. source "arch/arm/mach-kirkwood/Kconfig"
  1606. source "arch/arm/mach-lpc32xx/Kconfig"
  1607. source "arch/arm/mach-mvebu/Kconfig"
  1608. source "arch/arm/cpu/armv7/ls102xa/Kconfig"
  1609. source "arch/arm/mach-imx/mx2/Kconfig"
  1610. source "arch/arm/mach-imx/mx3/Kconfig"
  1611. source "arch/arm/mach-imx/mx5/Kconfig"
  1612. source "arch/arm/mach-imx/mx6/Kconfig"
  1613. source "arch/arm/mach-imx/mx7/Kconfig"
  1614. source "arch/arm/mach-imx/mx7ulp/Kconfig"
  1615. source "arch/arm/mach-imx/imx8/Kconfig"
  1616. source "arch/arm/mach-imx/imx8m/Kconfig"
  1617. source "arch/arm/mach-imx/imxrt/Kconfig"
  1618. source "arch/arm/mach-imx/mxs/Kconfig"
  1619. source "arch/arm/mach-omap2/Kconfig"
  1620. source "arch/arm/cpu/armv8/fsl-layerscape/Kconfig"
  1621. source "arch/arm/mach-orion5x/Kconfig"
  1622. source "arch/arm/mach-owl/Kconfig"
  1623. source "arch/arm/mach-rmobile/Kconfig"
  1624. source "arch/arm/mach-meson/Kconfig"
  1625. source "arch/arm/mach-mediatek/Kconfig"
  1626. source "arch/arm/mach-qemu/Kconfig"
  1627. source "arch/arm/mach-rockchip/Kconfig"
  1628. source "arch/arm/mach-s5pc1xx/Kconfig"
  1629. source "arch/arm/mach-snapdragon/Kconfig"
  1630. source "arch/arm/mach-socfpga/Kconfig"
  1631. source "arch/arm/mach-sti/Kconfig"
  1632. source "arch/arm/mach-stm32/Kconfig"
  1633. source "arch/arm/mach-stm32mp/Kconfig"
  1634. source "arch/arm/mach-sunxi/Kconfig"
  1635. source "arch/arm/mach-tegra/Kconfig"
  1636. source "arch/arm/mach-u8500/Kconfig"
  1637. source "arch/arm/mach-uniphier/Kconfig"
  1638. source "arch/arm/cpu/armv7/vf610/Kconfig"
  1639. source "arch/arm/mach-zynq/Kconfig"
  1640. source "arch/arm/mach-zynqmp/Kconfig"
  1641. source "arch/arm/mach-versal/Kconfig"
  1642. source "arch/arm/mach-zynqmp-r5/Kconfig"
  1643. source "arch/arm/cpu/armv7/Kconfig"
  1644. source "arch/arm/cpu/armv8/Kconfig"
  1645. source "arch/arm/mach-imx/Kconfig"
  1646. source "arch/arm/mach-nexell/Kconfig"
  1647. source "board/bosch/shc/Kconfig"
  1648. source "board/bosch/guardian/Kconfig"
  1649. source "board/CarMediaLab/flea3/Kconfig"
  1650. source "board/Marvell/aspenite/Kconfig"
  1651. source "board/Marvell/gplugd/Kconfig"
  1652. source "board/armadeus/apf27/Kconfig"
  1653. source "board/armltd/vexpress/Kconfig"
  1654. source "board/armltd/vexpress64/Kconfig"
  1655. source "board/cortina/presidio-asic/Kconfig"
  1656. source "board/broadcom/bcm23550_w1d/Kconfig"
  1657. source "board/broadcom/bcm28155_ap/Kconfig"
  1658. source "board/broadcom/bcm963158/Kconfig"
  1659. source "board/broadcom/bcm968360bg/Kconfig"
  1660. source "board/broadcom/bcm968580xref/Kconfig"
  1661. source "board/broadcom/bcmcygnus/Kconfig"
  1662. source "board/broadcom/bcmnsp/Kconfig"
  1663. source "board/broadcom/bcmns2/Kconfig"
  1664. source "board/broadcom/bcmns3/Kconfig"
  1665. source "board/cavium/thunderx/Kconfig"
  1666. source "board/cirrus/edb93xx/Kconfig"
  1667. source "board/eets/pdu001/Kconfig"
  1668. source "board/emulation/qemu-arm/Kconfig"
  1669. source "board/freescale/ls2080a/Kconfig"
  1670. source "board/freescale/ls2080aqds/Kconfig"
  1671. source "board/freescale/ls2080ardb/Kconfig"
  1672. source "board/freescale/ls1088a/Kconfig"
  1673. source "board/freescale/ls1028a/Kconfig"
  1674. source "board/freescale/ls1021aqds/Kconfig"
  1675. source "board/freescale/ls1043aqds/Kconfig"
  1676. source "board/freescale/ls1021atwr/Kconfig"
  1677. source "board/freescale/ls1021atsn/Kconfig"
  1678. source "board/freescale/ls1021aiot/Kconfig"
  1679. source "board/freescale/ls1046aqds/Kconfig"
  1680. source "board/freescale/ls1043ardb/Kconfig"
  1681. source "board/freescale/ls1046ardb/Kconfig"
  1682. source "board/freescale/ls1046afrwy/Kconfig"
  1683. source "board/freescale/ls1012aqds/Kconfig"
  1684. source "board/freescale/ls1012ardb/Kconfig"
  1685. source "board/freescale/ls1012afrdm/Kconfig"
  1686. source "board/freescale/lx2160a/Kconfig"
  1687. source "board/freescale/mx35pdk/Kconfig"
  1688. source "board/freescale/s32v234evb/Kconfig"
  1689. source "board/grinn/chiliboard/Kconfig"
  1690. source "board/hisilicon/hikey/Kconfig"
  1691. source "board/hisilicon/hikey960/Kconfig"
  1692. source "board/hisilicon/poplar/Kconfig"
  1693. source "board/isee/igep003x/Kconfig"
  1694. source "board/myir/mys_6ulx/Kconfig"
  1695. source "board/spear/spear300/Kconfig"
  1696. source "board/spear/spear310/Kconfig"
  1697. source "board/spear/spear320/Kconfig"
  1698. source "board/spear/spear600/Kconfig"
  1699. source "board/spear/x600/Kconfig"
  1700. source "board/st/stv0991/Kconfig"
  1701. source "board/tcl/sl50/Kconfig"
  1702. source "board/toradex/colibri_pxa270/Kconfig"
  1703. source "board/variscite/dart_6ul/Kconfig"
  1704. source "board/vscom/baltos/Kconfig"
  1705. source "board/xilinx/Kconfig"
  1706. source "board/xilinx/zynq/Kconfig"
  1707. source "board/xilinx/zynqmp/Kconfig"
  1708. source "board/phytium/durian/Kconfig"
  1709. source "board/xen/xenguest_arm64/Kconfig"
  1710. source "arch/arm/Kconfig.debug"
  1711. endmenu
  1712. config SPL_LDSCRIPT
  1713. default "arch/arm/cpu/arm926ejs/mxs/u-boot-spl.lds" if (ARCH_MX23 || ARCH_MX28) && !SPL_FRAMEWORK
  1714. default "arch/arm/cpu/arm1136/u-boot-spl.lds" if CPU_ARM1136
  1715. default "arch/arm/cpu/armv8/u-boot-spl.lds" if ARM64