README.sh7785lcr 3.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123
  1. ========================================
  2. Renesas Technology R0P7785LC0011RL board
  3. ========================================
  4. This board specification:
  5. =========================
  6. The R0P7785LC0011RL(board config name:sh7785lcr) has the following device:
  7. - SH7785 (SH-4A)
  8. - DDR2-SDRAM 512MB
  9. - NOR Flash 64MB
  10. - 2D Graphic controller
  11. - SATA controller
  12. - Ethernet controller
  13. - USB host/peripheral controller
  14. - SD controller
  15. - I2C controller
  16. - RTC
  17. This board has 2 physical memory maps. It can be changed with DIP switch(S2-5).
  18. phys address | S2-5 = OFF | S2-5 = ON
  19. -------------------------------+---------------+---------------
  20. 0x00000000 - 0x03ffffff(CS0) | NOR Flash | NOR Flash
  21. 0x04000000 - 0x05ffffff(CS1) | PLD | PLD
  22. 0x06000000 - 0x07ffffff(CS1) | reserved | I2C
  23. 0x08000000 - 0x0bffffff(CS2) | USB | DDR SDRAM
  24. 0x0c000000 - 0x0fffffff(CS3) | SD | DDR SDRAM
  25. 0x10000000 - 0x13ffffff(CS4) | SM107 | SM107
  26. 0x14000000 - 0x17ffffff(CS5) | I2C | USB
  27. 0x18000000 - 0x1bffffff(CS6) | reserved | SD
  28. 0x40000000 - 0x5fffffff | DDR SDRAM | (cannot use)
  29. configuration for This board:
  30. =============================
  31. You can choose configuration as follows:
  32. - make sh7785lcr_config
  33. - make sh7785lcr_32bit_config
  34. When you use "make sh7785lcr_config", there is build U-Boot for 29-bit
  35. address mode. This mode can use 128MB DDR-SDRAM.
  36. When you use "make sh7785lcr_32bit_config", there is build U-Boot for 32-bit
  37. extended address mode. This mode can use 384MB DDR-SDRAM. And if you run
  38. "pmb" command, this mode can use 512MB DDR-SDRAM.
  39. * 32-bit extended address mode PMB mapping *
  40. a) on start-up
  41. virt | phys | size | device
  42. -------------+---------------+---------------+---------------
  43. 0x88000000 | 0x48000000 | 384MB | DDR-SDRAM (Cacheable)
  44. 0xa0000000 | 0x00000000 | 64MB | NOR Flash
  45. 0xa4000000 | 0x04000000 | 16MB | PLD
  46. 0xa6000000 | 0x08000000 | 16MB | USB
  47. 0xa8000000 | 0x48000000 | 384MB | DDR-SDRAM (Non-cacheable)
  48. b) after "pmb" command
  49. virt | phys | size | device
  50. -------------+---------------+---------------+---------------
  51. 0x80000000 | 0x40000000 | 512MB | DDR-SDRAM (Cacheable)
  52. 0xa0000000 | 0x40000000 | 512MB | DDR-SDRAM (Non-cacheable)
  53. This board specific command:
  54. ============================
  55. This board has the following its specific command:
  56. - hwtest
  57. - printmac
  58. - setmac
  59. - pmb (sh7785lcr_32bit_config only)
  60. 1. hwtest
  61. This is self-check command. This command has the following options:
  62. - all : test all hardware
  63. - pld : output PLD version
  64. - led : turn on LEDs
  65. - dipsw : test DIP switch
  66. - sm107 : output SM107 version
  67. - net : check RTL8110 ID
  68. - sata : check SiI3512 ID
  69. - net : output PCI slot device ID
  70. i.e)
  71. => hwtest led
  72. turn on LEDs 3, 5, 7, 9
  73. turn on LEDs 4, 6, 8, 10
  74. => hwtest net
  75. Ethernet OK
  76. 2. printmac
  77. This command outputs MAC address of this board.
  78. i.e)
  79. => printmac
  80. MAC = 00:00:87:**:**:**
  81. 3. setmac
  82. This command writes MAC address of this board.
  83. i.e)
  84. => setmac 00:00:87:**:**:**
  85. 4. pmb
  86. This command change PMB for DDR-SDRAM all mapping. However you cannot use
  87. NOR Flash and USB Host on U-Boot when you run this command.
  88. i.e)
  89. => pmb