README.mpc8360emds 4.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147
  1. Freescale MPC8360EMDS Board
  2. -----------------------------------------
  3. 1. Board Switches and Jumpers
  4. 1.0 There are four Dual-In-Line Packages(DIP) Switches on MPC8360EMDS board
  5. For some reason, the HW designers describe the switch settings
  6. in terms of 0 and 1, and then map that to physical switches where
  7. the label "On" refers to logic 0 and "Off" is logic 1.
  8. Switch bits are numbered 1 through, like, 4 6 8 or 10, but the
  9. bits may contribute to signals that are numbered based at 0,
  10. and some of those signals may be high-bit-number-0 too. Heed
  11. well the names and labels and do not get confused.
  12. "Off" == 1
  13. "On" == 0
  14. SW18 is switch 18 as silk-screened onto the board.
  15. SW4[8] is the bit labled 8 on Switch 4.
  16. SW2[1:6] refers to bits labeled 1 through 6 in order on switch 2.
  17. SW3[7:1] refers to bits labeled 7 through 1 in order on switch 3.
  18. SW3[1:8]= 0000_0001 refers to bits labeled 1 through 6 is set as "On"
  19. and bits labeled 8 is set as "Off".
  20. 1.1 There are three type boards for MPC8360E silicon up to now, They are
  21. * MPC8360E-MDS-PB PROTO (a.k.a 8360SYS PROTOTYPE)
  22. * MPC8360E-MDS-PB PILOT (a.k.a 8360SYS PILOT)
  23. * MPC8360EA-MDS-PB PROTO (a.k.a 8360SYS2 PROTOTYPE)
  24. 1.2 For all the MPC8360EMDS Board
  25. First, make sure the board default setting is consistent with the
  26. document shipped with your board. Then apply the following setting:
  27. SW3[1-8]= 0000_0100 (HRCW setting value is performed on local bus)
  28. SW4[1-8]= 0011_0000 (Flash boot on local bus)
  29. SW9[1-8]= 0110_0110 (PCI Mode enabled. HRCW is read from FLASH)
  30. SW10[1-8]= 0000_1000 (core PLL setting)
  31. SW11[1-8]= 0000_0100 (SW11 is on the another side of the board)
  32. JP6 1-2
  33. on board Oscillator: 66M
  34. 1.3 Since different board/chip rev. combinations have AC timing issues,
  35. u-boot forces RGMII-ID (RGMII with Internal Delay) mode on by default
  36. by the patch (mpc83xx: Disable G1TXCLK, G2TXCLK h/w buffers).
  37. When the rev2.x silicon mount on these boards, and if you are using
  38. u-boot version after this patch, to make the ethernet interfaces usable,
  39. and to enable RGMII-ID on your board, you have to setup the jumpers
  40. correctly.
  41. * MPC8360E-MDS-PB PROTO
  42. nothing to do
  43. * MPC8360E-MDS-PB PILOT
  44. JP9 and JP8 should be ON
  45. * MPC8360EA-MDS-PB PROTO
  46. JP2 and JP3 should be ON
  47. 2. Memory Map
  48. 2.1. The memory map should look pretty much like this:
  49. 0x0000_0000 0x7fff_ffff DDR 2G
  50. 0x8000_0000 0x8fff_ffff PCI MEM prefetch 256M
  51. 0x9000_0000 0x9fff_ffff PCI MEM non-prefetch 256M
  52. 0xc000_0000 0xdfff_ffff Empty 512M
  53. 0xe000_0000 0xe01f_ffff Int Mem Reg Space 2M
  54. 0xe020_0000 0xe02f_ffff Empty 1M
  55. 0xe030_0000 0xe03f_ffff PCI IO 1M
  56. 0xe040_0000 0xefff_ffff Empty 252M
  57. 0xf000_0000 0xf3ff_ffff Local Bus SDRAM 64M
  58. 0xf400_0000 0xf7ff_ffff Empty 64M
  59. 0xf800_0000 0xf800_7fff BCSR on CS1 32K
  60. 0xf800_8000 0xf800_ffff PIB CS4 32K
  61. 0xf801_0000 0xf801_7fff PIB CS5 32K
  62. 0xfe00_0000 0xfeff_ffff FLASH on CS0 16M
  63. 3. Definitions
  64. 3.1 Explanation of NEW definitions in:
  65. include/configs/MPC8360EMDS.h
  66. CONFIG_MPC83xx MPC83xx family for both MPC8349 and MPC8360
  67. CONFIG_MPC8360 MPC8360 specific
  68. CONFIG_MPC8360EMDS MPC8360EMDS board specific
  69. 4. Compilation
  70. Assuming you're using BASH shell:
  71. export CROSS_COMPILE=your-cross-compile-prefix
  72. cd u-boot
  73. make distclean
  74. make MPC8360EMDS_config
  75. make
  76. MPC8360 support PCI in host and slave mode.
  77. To make u-boot support PCI host 66M :
  78. 1) DIP SW support PCI mode as described in Section 1.1.
  79. 2) Make MPC8360EMDS_HOST_66_config
  80. To make u-boot support PCI host 33M :
  81. 1) DIP SW setting is similar as Section 1.1, except for SW3[4] is 1
  82. 2) Make MPC8360EMDS_HOST_33_config
  83. To make u-boot support PCI slave 66M :
  84. 1) DIP SW setting is similar as Section 1.1, except for SW9[3] is 1
  85. 2) Make MPC8360EMDS_SLAVE_config
  86. 5. Downloading and Flashing Images
  87. 5.0 Download over serial line using Kermit:
  88. loadb
  89. [Drop to kermit:
  90. ^\c
  91. send <u-boot-bin-image>
  92. c
  93. ]
  94. Or via tftp:
  95. tftp 10000 u-boot.bin
  96. 5.1 Reflash U-boot Image using U-boot
  97. tftp 20000 u-boot.bin
  98. protect off fef00000 fef3ffff
  99. erase fef00000 fef3ffff
  100. cp.b 20000 fef00000 xxxx
  101. or
  102. cp.b 20000 fef00000 3ffff
  103. You have to supply the correct byte count with 'xxxx' from the TFTP result log.
  104. Maybe 3ffff will work too, that corresponds to the erased sectors.
  105. 6. Notes
  106. 1) The console baudrate for MPC8360EMDS is 115200bps.