sh_qspi.c 7.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * SH QSPI (Quad SPI) driver
  4. *
  5. * Copyright (C) 2013 Renesas Electronics Corporation
  6. * Copyright (C) 2013 Nobuhiro Iwamatsu <nobuhiro.iwamatsu.yj@renesas.com>
  7. */
  8. #include <common.h>
  9. #include <console.h>
  10. #include <malloc.h>
  11. #include <spi.h>
  12. #include <wait_bit.h>
  13. #include <asm/arch/rmobile.h>
  14. #include <asm/io.h>
  15. /* SH QSPI register bit masks <REG>_<BIT> */
  16. #define SPCR_MSTR 0x08
  17. #define SPCR_SPE 0x40
  18. #define SPSR_SPRFF 0x80
  19. #define SPSR_SPTEF 0x20
  20. #define SPPCR_IO3FV 0x04
  21. #define SPPCR_IO2FV 0x02
  22. #define SPPCR_IO1FV 0x01
  23. #define SPBDCR_RXBC0 BIT(0)
  24. #define SPCMD_SCKDEN BIT(15)
  25. #define SPCMD_SLNDEN BIT(14)
  26. #define SPCMD_SPNDEN BIT(13)
  27. #define SPCMD_SSLKP BIT(7)
  28. #define SPCMD_BRDV0 BIT(2)
  29. #define SPCMD_INIT1 SPCMD_SCKDEN | SPCMD_SLNDEN | \
  30. SPCMD_SPNDEN | SPCMD_SSLKP | \
  31. SPCMD_BRDV0
  32. #define SPCMD_INIT2 SPCMD_SPNDEN | SPCMD_SSLKP | \
  33. SPCMD_BRDV0
  34. #define SPBFCR_TXRST BIT(7)
  35. #define SPBFCR_RXRST BIT(6)
  36. #define SPBFCR_TXTRG 0x30
  37. #define SPBFCR_RXTRG 0x07
  38. /* SH QSPI register set */
  39. struct sh_qspi_regs {
  40. u8 spcr;
  41. u8 sslp;
  42. u8 sppcr;
  43. u8 spsr;
  44. u32 spdr;
  45. u8 spscr;
  46. u8 spssr;
  47. u8 spbr;
  48. u8 spdcr;
  49. u8 spckd;
  50. u8 sslnd;
  51. u8 spnd;
  52. u8 dummy0;
  53. u16 spcmd0;
  54. u16 spcmd1;
  55. u16 spcmd2;
  56. u16 spcmd3;
  57. u8 spbfcr;
  58. u8 dummy1;
  59. u16 spbdcr;
  60. u32 spbmul0;
  61. u32 spbmul1;
  62. u32 spbmul2;
  63. u32 spbmul3;
  64. };
  65. struct sh_qspi_slave {
  66. #ifndef CONFIG_DM_SPI
  67. struct spi_slave slave;
  68. #endif
  69. struct sh_qspi_regs *regs;
  70. };
  71. static void sh_qspi_init(struct sh_qspi_slave *ss)
  72. {
  73. /* QSPI initialize */
  74. /* Set master mode only */
  75. writeb(SPCR_MSTR, &ss->regs->spcr);
  76. /* Set SSL signal level */
  77. writeb(0x00, &ss->regs->sslp);
  78. /* Set MOSI signal value when transfer is in idle state */
  79. writeb(SPPCR_IO3FV|SPPCR_IO2FV, &ss->regs->sppcr);
  80. /* Set bit rate. See 58.3.8 Quad Serial Peripheral Interface */
  81. writeb(0x01, &ss->regs->spbr);
  82. /* Disable Dummy Data Transmission */
  83. writeb(0x00, &ss->regs->spdcr);
  84. /* Set clock delay value */
  85. writeb(0x00, &ss->regs->spckd);
  86. /* Set SSL negation delay value */
  87. writeb(0x00, &ss->regs->sslnd);
  88. /* Set next-access delay value */
  89. writeb(0x00, &ss->regs->spnd);
  90. /* Set equence command */
  91. writew(SPCMD_INIT2, &ss->regs->spcmd0);
  92. /* Reset transfer and receive Buffer */
  93. setbits_8(&ss->regs->spbfcr, SPBFCR_TXRST|SPBFCR_RXRST);
  94. /* Clear transfer and receive Buffer control bit */
  95. clrbits_8(&ss->regs->spbfcr, SPBFCR_TXRST|SPBFCR_RXRST);
  96. /* Set equence control method. Use equence0 only */
  97. writeb(0x00, &ss->regs->spscr);
  98. /* Enable SPI function */
  99. setbits_8(&ss->regs->spcr, SPCR_SPE);
  100. }
  101. static void sh_qspi_cs_activate(struct sh_qspi_slave *ss)
  102. {
  103. /* Set master mode only */
  104. writeb(SPCR_MSTR, &ss->regs->spcr);
  105. /* Set command */
  106. writew(SPCMD_INIT1, &ss->regs->spcmd0);
  107. /* Reset transfer and receive Buffer */
  108. setbits_8(&ss->regs->spbfcr, SPBFCR_TXRST|SPBFCR_RXRST);
  109. /* Clear transfer and receive Buffer control bit */
  110. clrbits_8(&ss->regs->spbfcr, SPBFCR_TXRST|SPBFCR_RXRST);
  111. /* Set equence control method. Use equence0 only */
  112. writeb(0x00, &ss->regs->spscr);
  113. /* Enable SPI function */
  114. setbits_8(&ss->regs->spcr, SPCR_SPE);
  115. }
  116. static void sh_qspi_cs_deactivate(struct sh_qspi_slave *ss)
  117. {
  118. /* Disable SPI Function */
  119. clrbits_8(&ss->regs->spcr, SPCR_SPE);
  120. }
  121. static int sh_qspi_xfer_common(struct sh_qspi_slave *ss, unsigned int bitlen,
  122. const void *dout, void *din, unsigned long flags)
  123. {
  124. u32 nbyte, chunk;
  125. int i, ret = 0;
  126. u8 dtdata = 0, drdata;
  127. u8 *tdata = &dtdata, *rdata = &drdata;
  128. u32 *spbmul0 = &ss->regs->spbmul0;
  129. if (dout == NULL && din == NULL) {
  130. if (flags & SPI_XFER_END)
  131. sh_qspi_cs_deactivate(ss);
  132. return 0;
  133. }
  134. if (bitlen % 8) {
  135. printf("%s: bitlen is not 8bit alined %d", __func__, bitlen);
  136. return 1;
  137. }
  138. nbyte = bitlen / 8;
  139. if (flags & SPI_XFER_BEGIN) {
  140. sh_qspi_cs_activate(ss);
  141. /* Set 1048576 byte */
  142. writel(0x100000, spbmul0);
  143. }
  144. if (flags & SPI_XFER_END)
  145. writel(nbyte, spbmul0);
  146. if (dout != NULL)
  147. tdata = (u8 *)dout;
  148. if (din != NULL)
  149. rdata = din;
  150. while (nbyte > 0) {
  151. /*
  152. * Check if there is 32 Byte chunk and if there is, transfer
  153. * it in one burst, otherwise transfer on byte-by-byte basis.
  154. */
  155. chunk = (nbyte >= 32) ? 32 : 1;
  156. clrsetbits_8(&ss->regs->spbfcr, SPBFCR_TXTRG | SPBFCR_RXTRG,
  157. chunk == 32 ? SPBFCR_TXTRG | SPBFCR_RXTRG : 0);
  158. ret = wait_for_bit_8(&ss->regs->spsr, SPSR_SPTEF,
  159. true, 1000, true);
  160. if (ret)
  161. return ret;
  162. for (i = 0; i < chunk; i++) {
  163. writeb(*tdata, &ss->regs->spdr);
  164. if (dout != NULL)
  165. tdata++;
  166. }
  167. ret = wait_for_bit_8(&ss->regs->spsr, SPSR_SPRFF,
  168. true, 1000, true);
  169. if (ret)
  170. return ret;
  171. for (i = 0; i < chunk; i++) {
  172. *rdata = readb(&ss->regs->spdr);
  173. if (din != NULL)
  174. rdata++;
  175. }
  176. nbyte -= chunk;
  177. }
  178. if (flags & SPI_XFER_END)
  179. sh_qspi_cs_deactivate(ss);
  180. return ret;
  181. }
  182. #ifndef CONFIG_DM_SPI
  183. static inline struct sh_qspi_slave *to_sh_qspi(struct spi_slave *slave)
  184. {
  185. return container_of(slave, struct sh_qspi_slave, slave);
  186. }
  187. int spi_cs_is_valid(unsigned int bus, unsigned int cs)
  188. {
  189. return 1;
  190. }
  191. void spi_cs_activate(struct spi_slave *slave)
  192. {
  193. struct sh_qspi_slave *ss = to_sh_qspi(slave);
  194. sh_qspi_cs_activate(ss);
  195. }
  196. void spi_cs_deactivate(struct spi_slave *slave)
  197. {
  198. struct sh_qspi_slave *ss = to_sh_qspi(slave);
  199. sh_qspi_cs_deactivate(ss);
  200. }
  201. void spi_init(void)
  202. {
  203. /* nothing to do */
  204. }
  205. struct spi_slave *spi_setup_slave(unsigned int bus, unsigned int cs,
  206. unsigned int max_hz, unsigned int mode)
  207. {
  208. struct sh_qspi_slave *ss;
  209. if (!spi_cs_is_valid(bus, cs))
  210. return NULL;
  211. ss = spi_alloc_slave(struct sh_qspi_slave, bus, cs);
  212. if (!ss) {
  213. printf("SPI_error: Fail to allocate sh_qspi_slave\n");
  214. return NULL;
  215. }
  216. ss->regs = (struct sh_qspi_regs *)SH_QSPI_BASE;
  217. /* Init SH QSPI */
  218. sh_qspi_init(ss);
  219. return &ss->slave;
  220. }
  221. void spi_free_slave(struct spi_slave *slave)
  222. {
  223. struct sh_qspi_slave *spi = to_sh_qspi(slave);
  224. free(spi);
  225. }
  226. int spi_claim_bus(struct spi_slave *slave)
  227. {
  228. return 0;
  229. }
  230. void spi_release_bus(struct spi_slave *slave)
  231. {
  232. }
  233. int spi_xfer(struct spi_slave *slave, unsigned int bitlen,
  234. const void *dout, void *din, unsigned long flags)
  235. {
  236. struct sh_qspi_slave *ss = to_sh_qspi(slave);
  237. return sh_qspi_xfer_common(ss, bitlen, dout, din, flags);
  238. }
  239. #else
  240. #include <dm.h>
  241. static int sh_qspi_xfer(struct udevice *dev, unsigned int bitlen,
  242. const void *dout, void *din, unsigned long flags)
  243. {
  244. struct udevice *bus = dev->parent;
  245. struct sh_qspi_slave *ss = dev_get_platdata(bus);
  246. return sh_qspi_xfer_common(ss, bitlen, dout, din, flags);
  247. }
  248. static int sh_qspi_set_speed(struct udevice *dev, uint speed)
  249. {
  250. /* This is a SPI NOR controller, do nothing. */
  251. return 0;
  252. }
  253. static int sh_qspi_set_mode(struct udevice *dev, uint mode)
  254. {
  255. /* This is a SPI NOR controller, do nothing. */
  256. return 0;
  257. }
  258. static int sh_qspi_probe(struct udevice *dev)
  259. {
  260. struct sh_qspi_slave *ss = dev_get_platdata(dev);
  261. sh_qspi_init(ss);
  262. return 0;
  263. }
  264. static int sh_qspi_ofdata_to_platdata(struct udevice *dev)
  265. {
  266. struct sh_qspi_slave *plat = dev_get_platdata(dev);
  267. plat->regs = (struct sh_qspi_regs *)dev_read_addr(dev);
  268. return 0;
  269. }
  270. static const struct dm_spi_ops sh_qspi_ops = {
  271. .xfer = sh_qspi_xfer,
  272. .set_speed = sh_qspi_set_speed,
  273. .set_mode = sh_qspi_set_mode,
  274. };
  275. static const struct udevice_id sh_qspi_ids[] = {
  276. { .compatible = "renesas,qspi" },
  277. { }
  278. };
  279. U_BOOT_DRIVER(sh_qspi) = {
  280. .name = "sh_qspi",
  281. .id = UCLASS_SPI,
  282. .of_match = sh_qspi_ids,
  283. .ops = &sh_qspi_ops,
  284. .ofdata_to_platdata = sh_qspi_ofdata_to_platdata,
  285. .platdata_auto_alloc_size = sizeof(struct sh_qspi_slave),
  286. .probe = sh_qspi_probe,
  287. };
  288. #endif