zynq_cse.h 1.1 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * (C) Copyright 2013 - 2017 Xilinx.
  4. *
  5. * Configuration settings for the Xilinx Zynq CSE board.
  6. * See zynq-common.h for Zynq common configs
  7. */
  8. #ifndef __CONFIG_ZYNQ_CSE_H
  9. #define __CONFIG_ZYNQ_CSE_H
  10. #define CONFIG_SKIP_LOWLEVEL_INIT
  11. #define CONFIG_SYS_DCACHE_OFF
  12. #define CONFIG_SYS_ICACHE_OFF
  13. #include <configs/zynq-common.h>
  14. /* Undef unneeded configs */
  15. #undef CONFIG_EXTRA_ENV_SETTINGS
  16. #undef CONFIG_BOARD_LATE_INIT
  17. #undef CONFIG_ENV_SIZE
  18. #undef CONFIG_ZLIB
  19. #undef CONFIG_GZIP
  20. #undef CONFIG_SYS_CBSIZE
  21. #undef CONFIG_BOOTM_VXWORKS
  22. #undef CONFIG_BOOTM_LINUX
  23. #define CONFIG_SYS_CBSIZE 1024
  24. #define CONFIG_ENV_SIZE 400
  25. #undef CONFIG_SYS_INIT_RAM_ADDR
  26. #undef CONFIG_SYS_INIT_RAM_SIZE
  27. #define CONFIG_SYS_INIT_RAM_ADDR 0xFFFDE000
  28. #define CONFIG_SYS_INIT_RAM_SIZE 0x1000
  29. #undef CONFIG_SPL_BSS_START_ADDR
  30. #undef CONFIG_SPL_BSS_MAX_SIZE
  31. #define CONFIG_SPL_BSS_START_ADDR 0x20000
  32. #define CONFIG_SPL_BSS_MAX_SIZE 0x8000
  33. #undef CONFIG_SYS_MALLOC_LEN
  34. #define CONFIG_SYS_MALLOC_LEN 0x1000
  35. #define CONFIG_SYS_SDRAM_BASE 0xfffc0000
  36. #define CONFIG_SYS_SDRAM_SIZE 0x40000
  37. #endif /* __CONFIG_ZYNQ_CSE_H */