xilinx_zynqmp_zcu100.h 986 B

1234567891011121314151617181920212223242526272829303132333435
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Configuration for Xilinx ZynqMP zcu100
  4. *
  5. * (C) Copyright 2015 - 2016 Xilinx, Inc.
  6. * Michal Simek <michal.simek@xilinx.com>
  7. */
  8. #ifndef __CONFIG_ZYNQMP_ZCU100_H
  9. #define __CONFIG_ZYNQMP_ZCU100_H
  10. /* FIXME Will go away soon */
  11. #define CONFIG_SYS_I2C_MAX_HOPS 1
  12. #define CONFIG_SYS_NUM_I2C_BUSES 9
  13. #define CONFIG_SYS_I2C_BUSES { \
  14. {0, {I2C_NULL_HOP} }, \
  15. {0, {{I2C_MUX_PCA9548, 0x75, 0} } }, \
  16. {0, {{I2C_MUX_PCA9548, 0x75, 1} } }, \
  17. {0, {{I2C_MUX_PCA9548, 0x75, 2} } }, \
  18. {0, {{I2C_MUX_PCA9548, 0x75, 3} } }, \
  19. {0, {{I2C_MUX_PCA9548, 0x75, 4} } }, \
  20. {0, {{I2C_MUX_PCA9548, 0x75, 5} } }, \
  21. {0, {{I2C_MUX_PCA9548, 0x75, 6} } }, \
  22. {0, {{I2C_MUX_PCA9548, 0x75, 7} } }, \
  23. }
  24. #define CONFIG_ZYNQMP_XHCI_LIST {ZYNQMP_USB0_XHCI_BASEADDR, \
  25. ZYNQMP_USB1_XHCI_BASEADDR}
  26. #define CONFIG_USB_HOST_ETHER
  27. #define CONFIG_USB_ETHER_ASIX
  28. #include <configs/xilinx_zynqmp.h>
  29. #endif /* __CONFIG_ZYNQMP_ZCU100_H */