work_92105.h 3.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * WORK Microwave work_92105 board configuration file
  4. *
  5. * (C) Copyright 2014 DENX Software Engineering GmbH
  6. * Written-by: Albert ARIBAUD <albert.aribaud@3adev.fr>
  7. */
  8. #ifndef __CONFIG_WORK_92105_H__
  9. #define __CONFIG_WORK_92105_H__
  10. /* SoC and board defines */
  11. #include <linux/sizes.h>
  12. #include <asm/arch/cpu.h>
  13. /*
  14. * Define work_92105 machine type by hand -- done only for compatibility
  15. * with original board code
  16. */
  17. #define CONFIG_MACH_TYPE 736
  18. #define CONFIG_SYS_ICACHE_OFF
  19. #define CONFIG_SYS_DCACHE_OFF
  20. #if !defined(CONFIG_SPL_BUILD)
  21. #define CONFIG_SKIP_LOWLEVEL_INIT
  22. #endif
  23. /* generate LPC32XX-specific SPL image */
  24. #define CONFIG_LPC32XX_SPL
  25. /*
  26. * Memory configurations
  27. */
  28. #define CONFIG_NR_DRAM_BANKS 1
  29. #define CONFIG_SYS_MALLOC_LEN SZ_1M
  30. #define CONFIG_SYS_SDRAM_BASE EMC_DYCS0_BASE
  31. #define CONFIG_SYS_SDRAM_SIZE SZ_128M
  32. #define CONFIG_SYS_MEMTEST_START (CONFIG_SYS_SDRAM_BASE + SZ_32K)
  33. #define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_TEXT_BASE - SZ_1M)
  34. #define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + SZ_32K)
  35. #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_SDRAM_BASE + SZ_512K \
  36. - GENERATED_GBL_DATA_SIZE)
  37. /*
  38. * Serial Driver
  39. */
  40. #define CONFIG_SYS_LPC32XX_UART 5 /* UART5 - NS16550 */
  41. /*
  42. * Ethernet Driver
  43. */
  44. #define CONFIG_PHY_SMSC
  45. #define CONFIG_LPC32XX_ETH
  46. #define CONFIG_SYS_FAULT_ECHO_LINK_DOWN
  47. /* FIXME: remove "Waiting for PHY auto negotiation to complete..." message */
  48. /*
  49. * I2C driver
  50. */
  51. #define CONFIG_SYS_I2C_LPC32XX
  52. #define CONFIG_SYS_I2C
  53. #define CONFIG_SYS_I2C_SPEED 350000
  54. /*
  55. * I2C EEPROM
  56. */
  57. #define CONFIG_SYS_I2C_EEPROM_ADDR 0x56
  58. #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2
  59. /*
  60. * I2C RTC
  61. */
  62. #define CONFIG_RTC_DS1374
  63. /*
  64. * U-Boot General Configurations
  65. */
  66. #define CONFIG_SYS_CBSIZE 1024
  67. #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
  68. /*
  69. * NAND chip timings for FIXME: which one?
  70. */
  71. #define CONFIG_LPC32XX_NAND_MLC_TCEA_DELAY 333333333
  72. #define CONFIG_LPC32XX_NAND_MLC_BUSY_DELAY 10000000
  73. #define CONFIG_LPC32XX_NAND_MLC_NAND_TA 18181818
  74. #define CONFIG_LPC32XX_NAND_MLC_RD_HIGH 31250000
  75. #define CONFIG_LPC32XX_NAND_MLC_RD_LOW 45454545
  76. #define CONFIG_LPC32XX_NAND_MLC_WR_HIGH 40000000
  77. #define CONFIG_LPC32XX_NAND_MLC_WR_LOW 83333333
  78. /*
  79. * NAND
  80. */
  81. /* driver configuration */
  82. #define CONFIG_SYS_NAND_SELF_INIT
  83. #define CONFIG_SYS_MAX_NAND_DEVICE 1
  84. #define CONFIG_SYS_MAX_NAND_CHIPS 1
  85. #define CONFIG_SYS_NAND_BASE MLC_NAND_BASE
  86. #define CONFIG_NAND_LPC32XX_MLC
  87. /*
  88. * GPIO
  89. */
  90. #define CONFIG_LPC32XX_GPIO
  91. /*
  92. * SSP/SPI/DISPLAY
  93. */
  94. #define CONFIG_LPC32XX_SSP_TIMEOUT 100000
  95. /*
  96. * Environment
  97. */
  98. #define CONFIG_ENV_SIZE 0x00020000
  99. #define CONFIG_ENV_OFFSET 0x00100000
  100. #define CONFIG_ENV_OFFSET_REDUND 0x00120000
  101. #define CONFIG_ENV_ADDR 0x80000100
  102. /*
  103. * Boot Linux
  104. */
  105. #define CONFIG_CMDLINE_TAG
  106. #define CONFIG_SETUP_MEMORY_TAGS
  107. #define CONFIG_INITRD_TAG
  108. #define CONFIG_BOOTFILE "uImage"
  109. #define CONFIG_LOADADDR 0x80008000
  110. /*
  111. * SPL
  112. */
  113. /* SPL will be executed at offset 0 */
  114. #define CONFIG_SPL_TEXT_BASE 0x00000000
  115. /* SPL will use SRAM as stack */
  116. #define CONFIG_SPL_STACK 0x0000FFF8
  117. /* Use the framework and generic lib */
  118. /* SPL will use serial */
  119. /* SPL will load U-Boot from NAND offset 0x40000 */
  120. #define CONFIG_SPL_NAND_DRIVERS
  121. #define CONFIG_SPL_NAND_BASE
  122. #define CONFIG_SPL_NAND_BOOT
  123. #define CONFIG_SYS_NAND_U_BOOT_OFFS 0x00040000
  124. #define CONFIG_SPL_PAD_TO 0x20000
  125. /* U-Boot will be 0x40000 bytes, loaded and run at CONFIG_SYS_TEXT_BASE */
  126. #define CONFIG_SYS_MONITOR_LEN 0x40000 /* actually, MAX size */
  127. #define CONFIG_SYS_NAND_U_BOOT_START CONFIG_SYS_TEXT_BASE
  128. #define CONFIG_SYS_NAND_U_BOOT_DST CONFIG_SYS_TEXT_BASE
  129. /*
  130. * Include SoC specific configuration
  131. */
  132. #include <asm/arch/config.h>
  133. #endif /* __CONFIG_WORK_92105_H__*/