smartweb.h 7.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * (C) Copyright 2007-2008
  4. * Stelian Pop <stelian@popies.net>
  5. * Lead Tech Design <www.leadtechdesign.com>
  6. *
  7. * (C) Copyright 2010
  8. * Achim Ehrlich <aehrlich@taskit.de>
  9. * taskit GmbH <www.taskit.de>
  10. *
  11. * (C) Copyright 2012
  12. * Markus Hubig <mhubig@imko.de>
  13. * IMKO GmbH <www.imko.de>
  14. *
  15. * (C) Copyright 2014
  16. * Heiko Schocher <hs@denx.de>
  17. * DENX Software Engineering GmbH
  18. *
  19. * Configuation settings for the smartweb.
  20. */
  21. #ifndef __CONFIG_H
  22. #define __CONFIG_H
  23. /*
  24. * SoC must be defined first, before hardware.h is included.
  25. * In this case SoC is defined in boards.cfg.
  26. */
  27. #include <asm/hardware.h>
  28. #include <linux/sizes.h>
  29. /*
  30. * Warning: changing CONFIG_SYS_TEXT_BASE requires adapting the initial boot
  31. * program. Since the linker has to swallow that define, we must use a pure
  32. * hex number here!
  33. */
  34. /* ARM asynchronous clock */
  35. #define CONFIG_SYS_AT91_SLOW_CLOCK 32768 /* slow clock xtal */
  36. #define CONFIG_SYS_AT91_MAIN_CLOCK 18432000 /* 18.432MHz crystal */
  37. /* misc settings */
  38. #define CONFIG_CMDLINE_TAG /* pass commandline to Kernel */
  39. #define CONFIG_SETUP_MEMORY_TAGS /* pass memory defs to kernel */
  40. #define CONFIG_INITRD_TAG /* pass initrd param to kernel */
  41. #define CONFIG_SKIP_LOWLEVEL_INIT_ONLY /* U-Boot is loaded by a bootloader */
  42. /* We set the max number of command args high to avoid HUSH bugs. */
  43. #define CONFIG_SYS_MAXARGS 32
  44. /* setting board specific options */
  45. #define CONFIG_MACH_TYPE MACH_TYPE_SMARTWEB
  46. #define CONFIG_ENV_OVERWRITE 1 /* Overwrite ethaddr / serial# */
  47. #define CONFIG_SYS_AUTOLOAD "yes"
  48. #define CONFIG_RESET_TO_RETRY
  49. /* The LED PINs */
  50. #define CONFIG_RED_LED AT91_PIN_PA9
  51. #define CONFIG_GREEN_LED AT91_PIN_PA6
  52. /*
  53. * SDRAM: 1 bank, 64 MB, base address 0x20000000
  54. * Already initialized before u-boot gets started.
  55. */
  56. #define CONFIG_NR_DRAM_BANKS 1
  57. #define CONFIG_SYS_SDRAM_BASE ATMEL_BASE_CS1
  58. #define CONFIG_SYS_SDRAM_SIZE (64 * SZ_1M)
  59. /*
  60. * Perform a SDRAM Memtest from the start of SDRAM
  61. * till the beginning of the U-Boot position in RAM.
  62. */
  63. #define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
  64. #define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_TEXT_BASE - 0x100000)
  65. /* Size of malloc() pool */
  66. #define CONFIG_SYS_MALLOC_LEN \
  67. ROUND(3 * CONFIG_ENV_SIZE + (4 * SZ_1M), 0x1000)
  68. /* NAND flash settings */
  69. #define CONFIG_NAND_ATMEL
  70. #define CONFIG_SYS_MAX_NAND_DEVICE 1
  71. #define CONFIG_SYS_NAND_BASE ATMEL_BASE_CS3
  72. #define CONFIG_SYS_NAND_DBW_8
  73. #define CONFIG_SYS_NAND_MASK_ALE (1 << 21)
  74. #define CONFIG_SYS_NAND_MASK_CLE (1 << 22)
  75. #define CONFIG_SYS_NAND_ENABLE_PIN AT91_PIN_PC14
  76. #define CONFIG_SYS_NAND_READY_PIN AT91_PIN_PC13
  77. #define CONFIG_MTD_DEVICE
  78. /* general purpose I/O */
  79. #define CONFIG_ATMEL_LEGACY /* required until (g)pio is fixed */
  80. #define CONFIG_AT91_GPIO /* enable the GPIO features */
  81. #define CONFIG_AT91_GPIO_PULLUP 1 /* keep pullups on peripheral pins */
  82. /* serial console */
  83. #define CONFIG_ATMEL_USART
  84. #define CONFIG_USART_BASE ATMEL_BASE_DBGU
  85. #define CONFIG_USART_ID ATMEL_ID_SYS
  86. /*
  87. * Ethernet configuration
  88. *
  89. */
  90. #define CONFIG_MACB
  91. #define CONFIG_RMII /* use reduced MII inteface */
  92. #define CONFIG_NET_RETRY_COUNT 20 /* # of DHCP/BOOTP retries */
  93. #define CONFIG_AT91_WANTS_COMMON_PHY
  94. /* BOOTP and DHCP options */
  95. #define CONFIG_BOOTP_BOOTFILESIZE
  96. #define CONFIG_NFSBOOTCOMMAND \
  97. "setenv autoload yes; setenv autoboot yes; " \
  98. "setenv bootargs ${basicargs} ${mtdparts} " \
  99. "root=/dev/nfs ip=dhcp nfsroot=${serverip}:/srv/nfs/rootfs; " \
  100. "dhcp"
  101. /* Enable the watchdog */
  102. #define CONFIG_AT91SAM9_WATCHDOG
  103. #if !defined(CONFIG_SPL_BUILD)
  104. #define CONFIG_HW_WATCHDOG
  105. #endif
  106. #define CONFIG_AT91_HW_WDT_TIMEOUT 15
  107. #if !defined(CONFIG_SPL_BUILD)
  108. /* USB configuration */
  109. #define CONFIG_USB_ATMEL
  110. #define CONFIG_USB_ATMEL_CLK_SEL_PLLB
  111. #define CONFIG_USB_OHCI_NEW
  112. #define CONFIG_SYS_USB_OHCI_CPU_INIT
  113. #define CONFIG_SYS_USB_OHCI_REGS_BASE ATMEL_UHP_BASE
  114. #define CONFIG_SYS_USB_OHCI_SLOT_NAME "at91sam9260"
  115. #define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 2
  116. /* USB DFU support */
  117. #define CONFIG_MTD_DEVICE
  118. #define CONFIG_MTD_PARTITIONS
  119. #define CONFIG_USB_GADGET_AT91
  120. /* DFU class support */
  121. #define CONFIG_SYS_DFU_DATA_BUF_SIZE SZ_1M
  122. #define DFU_MANIFEST_POLL_TIMEOUT 25000
  123. #endif
  124. /* General Boot Parameter */
  125. #define CONFIG_BOOTCOMMAND "run flashboot"
  126. #define CONFIG_SYS_CBSIZE 512
  127. /*
  128. * RAM Memory address where to put the
  129. * Linux Kernel befor starting.
  130. */
  131. #define CONFIG_SYS_LOAD_ADDR 0x22000000
  132. /*
  133. * The NAND Flash partitions:
  134. */
  135. #define CONFIG_ENV_OFFSET (0x100000)
  136. #define CONFIG_ENV_OFFSET_REDUND (0x180000)
  137. #define CONFIG_ENV_RANGE (SZ_512K)
  138. #define CONFIG_ENV_SIZE (SZ_128K)
  139. /*
  140. * Predefined environment variables.
  141. * Usefull to define some easy to use boot commands.
  142. */
  143. #define CONFIG_EXTRA_ENV_SETTINGS \
  144. \
  145. "basicargs=console=ttyS0,115200\0" \
  146. \
  147. "mtdparts="CONFIG_MTDPARTS_DEFAULT"\0"
  148. #ifdef CONFIG_SPL_BUILD
  149. #define CONFIG_SYS_INIT_SP_ADDR 0x301000
  150. #define CONFIG_SPL_STACK_R
  151. #define CONFIG_SPL_STACK_R_ADDR CONFIG_SYS_TEXT_BASE
  152. #else
  153. /*
  154. * Initial stack pointer: 4k - GENERATED_GBL_DATA_SIZE in internal SRAM,
  155. * leaving the correct space for initial global data structure above that
  156. * address while providing maximum stack area below.
  157. */
  158. #define CONFIG_SYS_INIT_SP_ADDR \
  159. (ATMEL_BASE_SRAM1 + 0x1000 - GENERATED_GBL_DATA_SIZE)
  160. #endif
  161. /* Defines for SPL */
  162. #define CONFIG_SPL_TEXT_BASE 0x0
  163. #define CONFIG_SPL_MAX_SIZE (SZ_4K)
  164. #define CONFIG_SPL_BSS_START_ADDR CONFIG_SYS_SDRAM_BASE
  165. #define CONFIG_SPL_BSS_MAX_SIZE (SZ_16K)
  166. #define CONFIG_SYS_SPL_MALLOC_START (CONFIG_SPL_BSS_START_ADDR + \
  167. CONFIG_SPL_BSS_MAX_SIZE)
  168. #define CONFIG_SYS_SPL_MALLOC_SIZE CONFIG_SYS_MALLOC_LEN
  169. #define CONFIG_SYS_NAND_ENABLE_PIN_SPL (2*32 + 14)
  170. #define CONFIG_SYS_USE_NANDFLASH 1
  171. #define CONFIG_SPL_NAND_DRIVERS
  172. #define CONFIG_SPL_NAND_BASE
  173. #define CONFIG_SPL_NAND_ECC
  174. #define CONFIG_SPL_NAND_RAW_ONLY
  175. #define CONFIG_SPL_NAND_SOFTECC
  176. #define CONFIG_SYS_NAND_U_BOOT_OFFS 0x20000
  177. #define CONFIG_SYS_NAND_U_BOOT_SIZE SZ_512K
  178. #define CONFIG_SYS_NAND_U_BOOT_START CONFIG_SYS_TEXT_BASE
  179. #define CONFIG_SYS_NAND_U_BOOT_DST CONFIG_SYS_TEXT_BASE
  180. #define CONFIG_SYS_NAND_5_ADDR_CYCLE
  181. #define CONFIG_SYS_NAND_SIZE (SZ_256M)
  182. #define CONFIG_SYS_NAND_PAGE_SIZE SZ_2K
  183. #define CONFIG_SYS_NAND_BLOCK_SIZE (SZ_128K)
  184. #define CONFIG_SYS_NAND_PAGE_COUNT (CONFIG_SYS_NAND_BLOCK_SIZE / \
  185. CONFIG_SYS_NAND_PAGE_SIZE)
  186. #define CONFIG_SYS_NAND_BAD_BLOCK_POS NAND_LARGE_BADBLOCK_POS
  187. #define CONFIG_SYS_NAND_ECCSIZE 256
  188. #define CONFIG_SYS_NAND_ECCBYTES 3
  189. #define CONFIG_SYS_NAND_OOBSIZE 64
  190. #define CONFIG_SYS_NAND_ECCPOS { 40, 41, 42, 43, 44, 45, 46, 47, \
  191. 48, 49, 50, 51, 52, 53, 54, 55, \
  192. 56, 57, 58, 59, 60, 61, 62, 63, }
  193. #define CONFIG_SPL_ATMEL_SIZE
  194. #define CONFIG_SYS_MASTER_CLOCK (198656000/2)
  195. #define AT91_PLL_LOCK_TIMEOUT 1000000
  196. #define CONFIG_SYS_AT91_PLLA 0x2060bf09
  197. #define CONFIG_SYS_MCKR 0x100
  198. #define CONFIG_SYS_MCKR_CSS (0x02 | CONFIG_SYS_MCKR)
  199. #define CONFIG_SYS_AT91_PLLB 0x10483f0e
  200. #if defined(CONFIG_SPL_BUILD)
  201. #define CONFIG_SYS_ICACHE_OFF
  202. #define CONFIG_SYS_DCACHE_OFF
  203. #endif
  204. #endif /* __CONFIG_H */