shmin.h 2.7 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Configuation settings for shmin (T-SH7706LAN, T-SH7706LSR)
  4. *
  5. * Copyright (C) 2010, 2011 Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
  6. */
  7. #ifndef __SHMIN_H
  8. #define __SHMIN_H
  9. #define CONFIG_CPU_SH7706 1
  10. /* T-SH7706LAN */
  11. #define CONFIG_SHMIN 1
  12. /* T-SH7706LSR*/
  13. /* #define CONFIG_T_SH7706LSR 1 */
  14. /*
  15. * This board has original boot loader. If you write u-boot to 0x0,
  16. * you should set undef.
  17. */
  18. #undef CONFIG_SHOW_BOOT_PROGRESS
  19. #define CONFIG_DISPLAY_BOARDINFO
  20. /* system */
  21. #define SHMIN_SDRAM_BASE (0x8C000000)
  22. #define SHMIN_FLASH_BASE_1 (0xA0000000)
  23. #define CONFIG_SYS_PBSIZE 256 /* Buffer size for Console output */
  24. /* List of legal baudrate settings for this board */
  25. #define CONFIG_SYS_BAUDRATE_TABLE { 9600,14400,19200,38400,57600,115200 }
  26. /* SCIF */
  27. #define CONFIG_CONS_SCIF0 1
  28. /* memory */
  29. #define CONFIG_SYS_SDRAM_BASE SHMIN_SDRAM_BASE
  30. #define CONFIG_SYS_SDRAM_SIZE (32 * 1024 * 1024)
  31. #define CONFIG_SYS_MEMTEST_START SHMIN_SDRAM_BASE
  32. #define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + CONFIG_SYS_SDRAM_SIZE - (256 * 1024))
  33. #define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 1 * 1024 * 1024)
  34. #define CONFIG_SYS_MONITOR_BASE (SHMIN_FLASH_BASE_1 + CONFIG_ENV_SECT_SIZE)
  35. #define CONFIG_SYS_MONITOR_LEN (128 * 1024)
  36. #define CONFIG_SYS_MALLOC_LEN (256 * 1024)
  37. #define CONFIG_SYS_BOOTMAPSZ (8 * 1024 * 1024)
  38. /* FLASH */
  39. #define CONFIG_SYS_FLASH_CFI
  40. #define CONFIG_FLASH_CFI_DRIVER
  41. #undef CONFIG_SYS_FLASH_QUIET_TEST
  42. #define CONFIG_SYS_FLASH_EMPTY_INFO /* print 'E' for empty sector on flinfo */
  43. #define CONFIG_SYS_FLASH_BASE SHMIN_FLASH_BASE_1
  44. #define CONFIG_SYS_MAX_FLASH_SECT 11
  45. #define CONFIG_SYS_MAX_FLASH_BANKS 1
  46. #define CONFIG_FLASH_CFI_LEGACY
  47. #define CONFIG_SYS_ATMEL_BASE CONFIG_SYS_FLASH_BASE
  48. #define CONFIG_SYS_ATMEL_TOTALSECT CONFIG_SYS_MAX_FLASH_SECT
  49. #define CONFIG_SYS_ATMEL_REGION 4
  50. #define CONFIG_SYS_ATMEL_SECT {1, 2, 1, 7}
  51. #define CONFIG_SYS_ATMEL_SECTSZ {0x4000, 0x2000, 0x8000, 0x10000}
  52. #define CONFIG_ENV_SECT_SIZE (64 * 1024)
  53. #define CONFIG_ENV_SIZE CONFIG_ENV_SECT_SIZE
  54. #ifdef CONFIG_T_SH7706LSR
  55. #define CONFIG_ENV_ADDR (SHMIN_FLASH_BASE_1 + 70000)
  56. #else
  57. #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE + CONFIG_SYS_MONITOR_LEN)
  58. #endif
  59. #define CONFIG_SYS_FLASH_ERASE_TOUT 120000
  60. #define CONFIG_SYS_FLASH_WRITE_TOUT 500
  61. /* Board Clock */
  62. #ifdef CONFIG_T_SH7706LSR
  63. #define CONFIG_SYS_CLK_FREQ 40000000
  64. #else
  65. #define CONFIG_SYS_CLK_FREQ 33333333
  66. #endif /* CONFIG_T_SH7706LSR */
  67. #define CONFIG_SH_TMU_CLK_FREQ CONFIG_SYS_CLK_FREQ
  68. #define CONFIG_SH_SCIF_CLK_FREQ CONFIG_SYS_CLK_FREQ
  69. #define CONFIG_SYS_TMU_CLK_DIV 4
  70. /* Network device */
  71. #define CONFIG_DRIVER_NE2000
  72. #define CONFIG_DRIVER_NE2000_BASE (0xb0000300)
  73. #endif /* __SHMIN_H */