rk3128_common.h 1.5 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * (C) Copyright 2017 Rockchip Electronics Co., Ltd
  4. */
  5. #ifndef __CONFIG_RK3128_COMMON_H
  6. #define __CONFIG_RK3128_COMMON_H
  7. #include "rockchip-common.h"
  8. #define CONFIG_SYS_MAXARGS 16
  9. #define CONFIG_BAUDRATE 115200
  10. #define CONFIG_SYS_MALLOC_LEN (32 << 20)
  11. #define CONFIG_SYS_CBSIZE 1024
  12. #define CONFIG_SKIP_LOWLEVEL_INIT
  13. #define CONFIG_SYS_TIMER_RATE (24 * 1000 * 1000)
  14. #define CONFIG_SYS_TIMER_BASE 0x200440a0 /* TIMER5 */
  15. #define CONFIG_SYS_TIMER_COUNTER (CONFIG_SYS_TIMER_BASE + 8)
  16. #define CONFIG_SYS_INIT_SP_ADDR 0x60100000
  17. #define CONFIG_SYS_LOAD_ADDR 0x60800800
  18. #define CONFIG_SYS_BOOTM_LEN (64 << 20) /* 64M */
  19. /* MMC/SD IP block */
  20. #define CONFIG_BOUNCE_BUFFER
  21. /* RAW SD card / eMMC locations. */
  22. #define CONFIG_SYS_SPI_U_BOOT_OFFS (128 << 10)
  23. #define CONFIG_SYS_MMCSD_FS_BOOT_PARTITION 1
  24. #define CONFIG_SYS_SDRAM_BASE 0x60000000
  25. #define CONFIG_NR_DRAM_BANKS 2
  26. #define SDRAM_MAX_SIZE 0x80000000
  27. #define CONFIG_SPI_FLASH
  28. #define CONFIG_SF_DEFAULT_SPEED 20000000
  29. #define CONFIG_USB_OHCI_NEW
  30. #define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 1
  31. #ifndef CONFIG_SPL_BUILD
  32. /* usb mass storage */
  33. #define ENV_MEM_LAYOUT_SETTINGS \
  34. "scriptaddr=0x60500000\0" \
  35. "pxefile_addr_r=0x60600000\0" \
  36. "fdt_addr_r=0x61f00000\0" \
  37. "kernel_addr_r=0x62000000\0" \
  38. "ramdisk_addr_r=0x64000000\0"
  39. #include <config_distro_bootcmd.h>
  40. #define CONFIG_EXTRA_ENV_SETTINGS \
  41. ENV_MEM_LAYOUT_SETTINGS \
  42. "partitions=" PARTS_DEFAULT \
  43. BOOTENV
  44. #endif
  45. #endif