ls1043aqds.h 13 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright 2015 Freescale Semiconductor, Inc.
  4. */
  5. #ifndef __LS1043AQDS_H__
  6. #define __LS1043AQDS_H__
  7. #include "ls1043a_common.h"
  8. #ifndef __ASSEMBLY__
  9. unsigned long get_board_sys_clk(void);
  10. unsigned long get_board_ddr_clk(void);
  11. #endif
  12. #define CONFIG_SYS_CLK_FREQ get_board_sys_clk()
  13. #define CONFIG_DDR_CLK_FREQ get_board_ddr_clk()
  14. #define CONFIG_SKIP_LOWLEVEL_INIT
  15. #define CONFIG_LAYERSCAPE_NS_ACCESS
  16. #define CONFIG_DIMM_SLOTS_PER_CTLR 1
  17. /* Physical Memory Map */
  18. #define CONFIG_CHIP_SELECTS_PER_CTRL 4
  19. #define CONFIG_NR_DRAM_BANKS 2
  20. #define CONFIG_DDR_SPD
  21. #define SPD_EEPROM_ADDRESS 0x51
  22. #define CONFIG_SYS_SPD_BUS_NUM 0
  23. #ifndef CONFIG_SPL
  24. #define CONFIG_FSL_DDR_INTERACTIVE /* Interactive debugging */
  25. #endif
  26. #define CONFIG_DDR_ECC
  27. #ifdef CONFIG_DDR_ECC
  28. #define CONFIG_ECC_INIT_VIA_DDRCONTROLLER
  29. #define CONFIG_MEM_INIT_VALUE 0xdeadbeef
  30. #endif
  31. #ifdef CONFIG_SYS_DPAA_FMAN
  32. #define CONFIG_FMAN_ENET
  33. #define CONFIG_PHY_VITESSE
  34. #define CONFIG_PHY_REALTEK
  35. #define CONFIG_PHYLIB_10G
  36. #define RGMII_PHY1_ADDR 0x1
  37. #define RGMII_PHY2_ADDR 0x2
  38. #define SGMII_CARD_PORT1_PHY_ADDR 0x1C
  39. #define SGMII_CARD_PORT2_PHY_ADDR 0x1D
  40. #define SGMII_CARD_PORT3_PHY_ADDR 0x1E
  41. #define SGMII_CARD_PORT4_PHY_ADDR 0x1F
  42. /* PHY address on QSGMII riser card on slot 1 */
  43. #define QSGMII_CARD_PORT1_PHY_ADDR_S1 0x4
  44. #define QSGMII_CARD_PORT2_PHY_ADDR_S1 0x5
  45. #define QSGMII_CARD_PORT3_PHY_ADDR_S1 0x6
  46. #define QSGMII_CARD_PORT4_PHY_ADDR_S1 0x7
  47. /* PHY address on QSGMII riser card on slot 2 */
  48. #define QSGMII_CARD_PORT1_PHY_ADDR_S2 0x8
  49. #define QSGMII_CARD_PORT2_PHY_ADDR_S2 0x9
  50. #define QSGMII_CARD_PORT3_PHY_ADDR_S2 0xA
  51. #define QSGMII_CARD_PORT4_PHY_ADDR_S2 0xB
  52. #endif
  53. #ifdef CONFIG_RAMBOOT_PBL
  54. #define CONFIG_SYS_FSL_PBL_PBI board/freescale/ls1043aqds/ls1043aqds_pbi.cfg
  55. #endif
  56. #ifdef CONFIG_NAND_BOOT
  57. #define CONFIG_SYS_FSL_PBL_RCW board/freescale/ls1043aqds/ls1043aqds_rcw_nand.cfg
  58. #endif
  59. #ifdef CONFIG_SD_BOOT
  60. #ifdef CONFIG_SD_BOOT_QSPI
  61. #define CONFIG_SYS_FSL_PBL_RCW \
  62. board/freescale/ls1043aqds/ls1043aqds_rcw_sd_qspi.cfg
  63. #else
  64. #define CONFIG_SYS_FSL_PBL_RCW board/freescale/ls1043aqds/ls1043aqds_rcw_sd_ifc.cfg
  65. #endif
  66. #endif
  67. /* LPUART */
  68. #ifdef CONFIG_LPUART
  69. #define CONFIG_LPUART_32B_REG
  70. #endif
  71. /* SATA */
  72. #define CONFIG_SCSI_AHCI_PLAT
  73. /* EEPROM */
  74. #define CONFIG_ID_EEPROM
  75. #define CONFIG_SYS_I2C_EEPROM_NXID
  76. #define CONFIG_SYS_EEPROM_BUS_NUM 0
  77. #define CONFIG_SYS_I2C_EEPROM_ADDR 0x57
  78. #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
  79. #define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 3
  80. #define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 5
  81. #define CONFIG_SYS_SATA AHCI_BASE_ADDR
  82. #define CONFIG_SYS_SCSI_MAX_SCSI_ID 1
  83. #define CONFIG_SYS_SCSI_MAX_LUN 1
  84. #define CONFIG_SYS_SCSI_MAX_DEVICE (CONFIG_SYS_SCSI_MAX_SCSI_ID * \
  85. CONFIG_SYS_SCSI_MAX_LUN)
  86. /*
  87. * IFC Definitions
  88. */
  89. #if !defined(CONFIG_QSPI_BOOT) && !defined(CONFIG_SD_BOOT_QSPI)
  90. #define CONFIG_SYS_NOR0_CSPR_EXT (0x0)
  91. #define CONFIG_SYS_NOR0_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS) | \
  92. CSPR_PORT_SIZE_16 | \
  93. CSPR_MSEL_NOR | \
  94. CSPR_V)
  95. #define CONFIG_SYS_NOR1_CSPR_EXT (0x0)
  96. #define CONFIG_SYS_NOR1_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS \
  97. + 0x8000000) | \
  98. CSPR_PORT_SIZE_16 | \
  99. CSPR_MSEL_NOR | \
  100. CSPR_V)
  101. #define CONFIG_SYS_NOR_AMASK IFC_AMASK(128 * 1024 * 1024)
  102. #define CONFIG_SYS_NOR_CSOR (CSOR_NOR_ADM_SHIFT(4) | \
  103. CSOR_NOR_TRHZ_80)
  104. #define CONFIG_SYS_NOR_FTIM0 (FTIM0_NOR_TACSE(0x4) | \
  105. FTIM0_NOR_TEADC(0x5) | \
  106. FTIM0_NOR_TEAHC(0x5))
  107. #define CONFIG_SYS_NOR_FTIM1 (FTIM1_NOR_TACO(0x35) | \
  108. FTIM1_NOR_TRAD_NOR(0x1a) | \
  109. FTIM1_NOR_TSEQRAD_NOR(0x13))
  110. #define CONFIG_SYS_NOR_FTIM2 (FTIM2_NOR_TCS(0x4) | \
  111. FTIM2_NOR_TCH(0x4) | \
  112. FTIM2_NOR_TWPH(0xe) | \
  113. FTIM2_NOR_TWP(0x1c))
  114. #define CONFIG_SYS_NOR_FTIM3 0
  115. #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */
  116. #define CONFIG_SYS_MAX_FLASH_SECT 1024 /* sectors per device */
  117. #define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */
  118. #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */
  119. #define CONFIG_SYS_FLASH_EMPTY_INFO
  120. #define CONFIG_SYS_FLASH_BANKS_LIST {CONFIG_SYS_FLASH_BASE_PHYS, \
  121. CONFIG_SYS_FLASH_BASE_PHYS + 0x8000000}
  122. #define CONFIG_CFI_FLASH_USE_WEAK_ACCESSORS
  123. #define CONFIG_SYS_WRITE_SWAPPED_DATA
  124. /*
  125. * NAND Flash Definitions
  126. */
  127. #define CONFIG_NAND_FSL_IFC
  128. #define CONFIG_SYS_NAND_BASE 0x7e800000
  129. #define CONFIG_SYS_NAND_BASE_PHYS CONFIG_SYS_NAND_BASE
  130. #define CONFIG_SYS_NAND_CSPR_EXT (0x0)
  131. #define CONFIG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS) \
  132. | CSPR_PORT_SIZE_8 \
  133. | CSPR_MSEL_NAND \
  134. | CSPR_V)
  135. #define CONFIG_SYS_NAND_AMASK IFC_AMASK(64*1024)
  136. #define CONFIG_SYS_NAND_CSOR (CSOR_NAND_ECC_ENC_EN /* ECC on encode */ \
  137. | CSOR_NAND_ECC_DEC_EN /* ECC on decode */ \
  138. | CSOR_NAND_ECC_MODE_4 /* 4-bit ECC */ \
  139. | CSOR_NAND_RAL_3 /* RAL = 3 Bytes */ \
  140. | CSOR_NAND_PGS_2K /* Page Size = 2K */ \
  141. | CSOR_NAND_SPRZ_64 /* Spare size = 64 */ \
  142. | CSOR_NAND_PB(64)) /* 64 Pages Per Block */
  143. #define CONFIG_SYS_NAND_ONFI_DETECTION
  144. #define CONFIG_SYS_NAND_FTIM0 (FTIM0_NAND_TCCST(0x7) | \
  145. FTIM0_NAND_TWP(0x18) | \
  146. FTIM0_NAND_TWCHT(0x7) | \
  147. FTIM0_NAND_TWH(0xa))
  148. #define CONFIG_SYS_NAND_FTIM1 (FTIM1_NAND_TADLE(0x32) | \
  149. FTIM1_NAND_TWBE(0x39) | \
  150. FTIM1_NAND_TRR(0xe) | \
  151. FTIM1_NAND_TRP(0x18))
  152. #define CONFIG_SYS_NAND_FTIM2 (FTIM2_NAND_TRAD(0xf) | \
  153. FTIM2_NAND_TREH(0xa) | \
  154. FTIM2_NAND_TWHRE(0x1e))
  155. #define CONFIG_SYS_NAND_FTIM3 0x0
  156. #define CONFIG_SYS_NAND_BASE_LIST { CONFIG_SYS_NAND_BASE }
  157. #define CONFIG_SYS_MAX_NAND_DEVICE 1
  158. #define CONFIG_MTD_NAND_VERIFY_WRITE
  159. #define CONFIG_SYS_NAND_BLOCK_SIZE (128 * 1024)
  160. #endif
  161. #ifdef CONFIG_NAND_BOOT
  162. #define CONFIG_SPL_PAD_TO 0x20000 /* block aligned */
  163. #define CONFIG_SYS_NAND_U_BOOT_OFFS CONFIG_SPL_PAD_TO
  164. #define CONFIG_SYS_NAND_U_BOOT_SIZE (640 << 10)
  165. #endif
  166. #if defined(CONFIG_QSPI_BOOT) || defined(CONFIG_SD_BOOT_QSPI)
  167. #define CONFIG_QIXIS_I2C_ACCESS
  168. #define CONFIG_SYS_I2C_EARLY_INIT
  169. #endif
  170. /*
  171. * QIXIS Definitions
  172. */
  173. #define CONFIG_FSL_QIXIS
  174. #ifdef CONFIG_FSL_QIXIS
  175. #define QIXIS_BASE 0x7fb00000
  176. #define QIXIS_BASE_PHYS QIXIS_BASE
  177. #define CONFIG_SYS_I2C_FPGA_ADDR 0x66
  178. #define QIXIS_LBMAP_SWITCH 6
  179. #define QIXIS_LBMAP_MASK 0x0f
  180. #define QIXIS_LBMAP_SHIFT 0
  181. #define QIXIS_LBMAP_DFLTBANK 0x00
  182. #define QIXIS_LBMAP_ALTBANK 0x04
  183. #define QIXIS_LBMAP_NAND 0x09
  184. #define QIXIS_LBMAP_SD 0x00
  185. #define QIXIS_LBMAP_SD_QSPI 0xff
  186. #define QIXIS_LBMAP_QSPI 0xff
  187. #define QIXIS_RCW_SRC_NAND 0x106
  188. #define QIXIS_RCW_SRC_SD 0x040
  189. #define QIXIS_RCW_SRC_QSPI 0x045
  190. #define QIXIS_RST_CTL_RESET 0x41
  191. #define QIXIS_RCFG_CTL_RECONFIG_IDLE 0x20
  192. #define QIXIS_RCFG_CTL_RECONFIG_START 0x21
  193. #define QIXIS_RCFG_CTL_WATCHDOG_ENBLE 0x08
  194. #define CONFIG_SYS_FPGA_CSPR_EXT (0x0)
  195. #define CONFIG_SYS_FPGA_CSPR (CSPR_PHYS_ADDR(QIXIS_BASE_PHYS) | \
  196. CSPR_PORT_SIZE_8 | \
  197. CSPR_MSEL_GPCM | \
  198. CSPR_V)
  199. #define CONFIG_SYS_FPGA_AMASK IFC_AMASK(64 * 1024)
  200. #define CONFIG_SYS_FPGA_CSOR (CSOR_NOR_ADM_SHIFT(4) | \
  201. CSOR_NOR_NOR_MODE_AVD_NOR | \
  202. CSOR_NOR_TRHZ_80)
  203. /*
  204. * QIXIS Timing parameters for IFC GPCM
  205. */
  206. #define CONFIG_SYS_FPGA_FTIM0 (FTIM0_GPCM_TACSE(0xc) | \
  207. FTIM0_GPCM_TEADC(0x20) | \
  208. FTIM0_GPCM_TEAHC(0x10))
  209. #define CONFIG_SYS_FPGA_FTIM1 (FTIM1_GPCM_TACO(0x50) | \
  210. FTIM1_GPCM_TRAD(0x1f))
  211. #define CONFIG_SYS_FPGA_FTIM2 (FTIM2_GPCM_TCS(0x8) | \
  212. FTIM2_GPCM_TCH(0x8) | \
  213. FTIM2_GPCM_TWP(0xf0))
  214. #define CONFIG_SYS_FPGA_FTIM3 0x0
  215. #endif
  216. #ifdef CONFIG_NAND_BOOT
  217. #define CONFIG_SYS_CSPR0_EXT CONFIG_SYS_NAND_CSPR_EXT
  218. #define CONFIG_SYS_CSPR0 CONFIG_SYS_NAND_CSPR
  219. #define CONFIG_SYS_AMASK0 CONFIG_SYS_NAND_AMASK
  220. #define CONFIG_SYS_CSOR0 CONFIG_SYS_NAND_CSOR
  221. #define CONFIG_SYS_CS0_FTIM0 CONFIG_SYS_NAND_FTIM0
  222. #define CONFIG_SYS_CS0_FTIM1 CONFIG_SYS_NAND_FTIM1
  223. #define CONFIG_SYS_CS0_FTIM2 CONFIG_SYS_NAND_FTIM2
  224. #define CONFIG_SYS_CS0_FTIM3 CONFIG_SYS_NAND_FTIM3
  225. #define CONFIG_SYS_CSPR1_EXT CONFIG_SYS_NOR0_CSPR_EXT
  226. #define CONFIG_SYS_CSPR1 CONFIG_SYS_NOR0_CSPR
  227. #define CONFIG_SYS_AMASK1 CONFIG_SYS_NOR_AMASK
  228. #define CONFIG_SYS_CSOR1 CONFIG_SYS_NOR_CSOR
  229. #define CONFIG_SYS_CS1_FTIM0 CONFIG_SYS_NOR_FTIM0
  230. #define CONFIG_SYS_CS1_FTIM1 CONFIG_SYS_NOR_FTIM1
  231. #define CONFIG_SYS_CS1_FTIM2 CONFIG_SYS_NOR_FTIM2
  232. #define CONFIG_SYS_CS1_FTIM3 CONFIG_SYS_NOR_FTIM3
  233. #define CONFIG_SYS_CSPR2_EXT CONFIG_SYS_NOR1_CSPR_EXT
  234. #define CONFIG_SYS_CSPR2 CONFIG_SYS_NOR1_CSPR
  235. #define CONFIG_SYS_AMASK2 CONFIG_SYS_NOR_AMASK
  236. #define CONFIG_SYS_CSOR2 CONFIG_SYS_NOR_CSOR
  237. #define CONFIG_SYS_CS2_FTIM0 CONFIG_SYS_NOR_FTIM0
  238. #define CONFIG_SYS_CS2_FTIM1 CONFIG_SYS_NOR_FTIM1
  239. #define CONFIG_SYS_CS2_FTIM2 CONFIG_SYS_NOR_FTIM2
  240. #define CONFIG_SYS_CS2_FTIM3 CONFIG_SYS_NOR_FTIM3
  241. #define CONFIG_SYS_CSPR3_EXT CONFIG_SYS_FPGA_CSPR_EXT
  242. #define CONFIG_SYS_CSPR3 CONFIG_SYS_FPGA_CSPR
  243. #define CONFIG_SYS_AMASK3 CONFIG_SYS_FPGA_AMASK
  244. #define CONFIG_SYS_CSOR3 CONFIG_SYS_FPGA_CSOR
  245. #define CONFIG_SYS_CS3_FTIM0 CONFIG_SYS_FPGA_FTIM0
  246. #define CONFIG_SYS_CS3_FTIM1 CONFIG_SYS_FPGA_FTIM1
  247. #define CONFIG_SYS_CS3_FTIM2 CONFIG_SYS_FPGA_FTIM2
  248. #define CONFIG_SYS_CS3_FTIM3 CONFIG_SYS_FPGA_FTIM3
  249. #else
  250. #define CONFIG_SYS_CSPR0_EXT CONFIG_SYS_NOR0_CSPR_EXT
  251. #define CONFIG_SYS_CSPR0 CONFIG_SYS_NOR0_CSPR
  252. #define CONFIG_SYS_AMASK0 CONFIG_SYS_NOR_AMASK
  253. #define CONFIG_SYS_CSOR0 CONFIG_SYS_NOR_CSOR
  254. #define CONFIG_SYS_CS0_FTIM0 CONFIG_SYS_NOR_FTIM0
  255. #define CONFIG_SYS_CS0_FTIM1 CONFIG_SYS_NOR_FTIM1
  256. #define CONFIG_SYS_CS0_FTIM2 CONFIG_SYS_NOR_FTIM2
  257. #define CONFIG_SYS_CS0_FTIM3 CONFIG_SYS_NOR_FTIM3
  258. #define CONFIG_SYS_CSPR1_EXT CONFIG_SYS_NOR1_CSPR_EXT
  259. #define CONFIG_SYS_CSPR1 CONFIG_SYS_NOR1_CSPR
  260. #define CONFIG_SYS_AMASK1 CONFIG_SYS_NOR_AMASK
  261. #define CONFIG_SYS_CSOR1 CONFIG_SYS_NOR_CSOR
  262. #define CONFIG_SYS_CS1_FTIM0 CONFIG_SYS_NOR_FTIM0
  263. #define CONFIG_SYS_CS1_FTIM1 CONFIG_SYS_NOR_FTIM1
  264. #define CONFIG_SYS_CS1_FTIM2 CONFIG_SYS_NOR_FTIM2
  265. #define CONFIG_SYS_CS1_FTIM3 CONFIG_SYS_NOR_FTIM3
  266. #define CONFIG_SYS_CSPR2_EXT CONFIG_SYS_NAND_CSPR_EXT
  267. #define CONFIG_SYS_CSPR2 CONFIG_SYS_NAND_CSPR
  268. #define CONFIG_SYS_AMASK2 CONFIG_SYS_NAND_AMASK
  269. #define CONFIG_SYS_CSOR2 CONFIG_SYS_NAND_CSOR
  270. #define CONFIG_SYS_CS2_FTIM0 CONFIG_SYS_NAND_FTIM0
  271. #define CONFIG_SYS_CS2_FTIM1 CONFIG_SYS_NAND_FTIM1
  272. #define CONFIG_SYS_CS2_FTIM2 CONFIG_SYS_NAND_FTIM2
  273. #define CONFIG_SYS_CS2_FTIM3 CONFIG_SYS_NAND_FTIM3
  274. #define CONFIG_SYS_CSPR3_EXT CONFIG_SYS_FPGA_CSPR_EXT
  275. #define CONFIG_SYS_CSPR3 CONFIG_SYS_FPGA_CSPR
  276. #define CONFIG_SYS_AMASK3 CONFIG_SYS_FPGA_AMASK
  277. #define CONFIG_SYS_CSOR3 CONFIG_SYS_FPGA_CSOR
  278. #define CONFIG_SYS_CS3_FTIM0 CONFIG_SYS_FPGA_FTIM0
  279. #define CONFIG_SYS_CS3_FTIM1 CONFIG_SYS_FPGA_FTIM1
  280. #define CONFIG_SYS_CS3_FTIM2 CONFIG_SYS_FPGA_FTIM2
  281. #define CONFIG_SYS_CS3_FTIM3 CONFIG_SYS_FPGA_FTIM3
  282. #endif
  283. /*
  284. * I2C bus multiplexer
  285. */
  286. #define I2C_MUX_PCA_ADDR_PRI 0x77
  287. #define I2C_MUX_PCA_ADDR_SEC 0x76 /* Secondary multiplexer */
  288. #define I2C_RETIMER_ADDR 0x18
  289. #define I2C_MUX_CH_DEFAULT 0x8
  290. #define I2C_MUX_CH_CH7301 0xC
  291. #define I2C_MUX_CH5 0xD
  292. #define I2C_MUX_CH7 0xF
  293. #define I2C_MUX_CH_VOL_MONITOR 0xa
  294. /* Voltage monitor on channel 2*/
  295. #define I2C_VOL_MONITOR_ADDR 0x40
  296. #define I2C_VOL_MONITOR_BUS_V_OFFSET 0x2
  297. #define I2C_VOL_MONITOR_BUS_V_OVF 0x1
  298. #define I2C_VOL_MONITOR_BUS_V_SHIFT 3
  299. #define CONFIG_VID_FLS_ENV "ls1043aqds_vdd_mv"
  300. #ifndef CONFIG_SPL_BUILD
  301. #define CONFIG_VID
  302. #endif
  303. #define CONFIG_VOL_MONITOR_IR36021_SET
  304. #define CONFIG_VOL_MONITOR_INA220
  305. /* The lowest and highest voltage allowed for LS1043AQDS */
  306. #define VDD_MV_MIN 819
  307. #define VDD_MV_MAX 1212
  308. /* QSPI device */
  309. #if defined(CONFIG_QSPI_BOOT) || defined(CONFIG_SD_BOOT_QSPI)
  310. #define CONFIG_FSL_QSPI
  311. #ifdef CONFIG_FSL_QSPI
  312. #define CONFIG_SPI_FLASH_SPANSION
  313. #define FSL_QSPI_FLASH_SIZE (1 << 24)
  314. #define FSL_QSPI_FLASH_NUM 2
  315. #endif
  316. #endif
  317. /*
  318. * Miscellaneous configurable options
  319. */
  320. #define CONFIG_MISC_INIT_R
  321. #define CONFIG_SYS_MEMTEST_START 0x80000000
  322. #define CONFIG_SYS_MEMTEST_END 0x9fffffff
  323. #define CONFIG_SYS_HZ 1000
  324. #define CONFIG_SYS_INIT_SP_OFFSET \
  325. (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
  326. #ifdef CONFIG_SPL_BUILD
  327. #define CONFIG_SYS_MONITOR_BASE CONFIG_SPL_TEXT_BASE
  328. #else
  329. #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE /* start of monitor */
  330. #endif
  331. /*
  332. * Environment
  333. */
  334. #define CONFIG_ENV_OVERWRITE
  335. #ifdef CONFIG_NAND_BOOT
  336. #define CONFIG_ENV_SIZE 0x2000
  337. #define CONFIG_ENV_OFFSET (24 * CONFIG_SYS_NAND_BLOCK_SIZE)
  338. #elif defined(CONFIG_SD_BOOT)
  339. #define CONFIG_ENV_OFFSET (3 * 1024 * 1024)
  340. #define CONFIG_SYS_MMC_ENV_DEV 0
  341. #define CONFIG_ENV_SIZE 0x2000
  342. #elif defined(CONFIG_QSPI_BOOT)
  343. #define CONFIG_ENV_SIZE 0x2000 /* 8KB */
  344. #define CONFIG_ENV_OFFSET 0x300000 /* 3MB */
  345. #define CONFIG_ENV_SECT_SIZE 0x10000
  346. #else
  347. #define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + 0x300000)
  348. #define CONFIG_ENV_SECT_SIZE 0x20000
  349. #define CONFIG_ENV_SIZE 0x20000
  350. #endif
  351. #define CONFIG_CMDLINE_TAG
  352. #include <asm/fsl_secure_boot.h>
  353. #endif /* __LS1043AQDS_H__ */