cm_t3517.h 6.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * (C) Copyright 2013 CompuLab, Ltd.
  4. * Author: Igor Grinberg <grinberg@compulab.co.il>
  5. *
  6. * Configuration settings for the CompuLab CM-T3517 board
  7. */
  8. #ifndef __CONFIG_H
  9. #define __CONFIG_H
  10. /*
  11. * High Level Configuration Options
  12. */
  13. #define CONFIG_CM_T3517 /* working with CM-T3517 */
  14. /*
  15. * This is needed for the DMA stuff.
  16. * Although the default iss 64, we still define it
  17. * to be on the safe side once the default is changed.
  18. */
  19. #include <asm/arch/cpu.h> /* get chip and board defs */
  20. #include <asm/arch/omap.h>
  21. #define CONFIG_MACH_TYPE MACH_TYPE_CM_T3517
  22. /* Clock Defines */
  23. #define V_OSCK 26000000 /* Clock output from T2 */
  24. #define V_SCLK (V_OSCK >> 1)
  25. #define CONFIG_MISC_INIT_R
  26. /*
  27. * The early kernel mapping on ARM currently only maps from the base of DRAM
  28. * to the end of the kernel image. The kernel is loaded at DRAM base + 0x8000.
  29. * The early kernel pagetable uses DRAM base + 0x4000 to DRAM base + 0x8000,
  30. * so that leaves DRAM base to DRAM base + 0x4000 available.
  31. */
  32. #define CONFIG_SYS_BOOTMAPSZ 0x4000
  33. #define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
  34. #define CONFIG_SETUP_MEMORY_TAGS
  35. #define CONFIG_INITRD_TAG
  36. #define CONFIG_REVISION_TAG
  37. #define CONFIG_SERIAL_TAG
  38. /*
  39. * Size of malloc() pool
  40. */
  41. #define CONFIG_ENV_SIZE (128 << 10) /* 128 KiB */
  42. #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + (128 << 10))
  43. /*
  44. * Hardware drivers
  45. */
  46. /*
  47. * NS16550 Configuration
  48. */
  49. #define CONFIG_SYS_NS16550_SERIAL
  50. #define CONFIG_SYS_NS16550_REG_SIZE (-4)
  51. #define CONFIG_SYS_NS16550_CLK 48000000 /* 48MHz (APLL96/2) */
  52. /*
  53. * select serial console configuration
  54. */
  55. #define CONFIG_SYS_NS16550_COM3 OMAP34XX_UART3
  56. #define CONFIG_SERIAL3 3 /* UART3 */
  57. /* allow to overwrite serial and ethaddr */
  58. #define CONFIG_ENV_OVERWRITE
  59. #define CONFIG_SYS_BAUDRATE_TABLE {4800, 9600, 19200, 38400, 57600,\
  60. 115200}
  61. /* USB */
  62. #ifndef CONFIG_USB_MUSB_AM35X
  63. #define CONFIG_OMAP_EHCI_PHY1_RESET_GPIO 146
  64. #define CONFIG_OMAP_EHCI_PHY2_RESET_GPIO 147
  65. #endif /* CONFIG_USB_MUSB_AM35X */
  66. /* commands to include */
  67. #define CONFIG_MTD_DEVICE /* needed for mtdparts commands */
  68. #define CONFIG_MTD_PARTITIONS
  69. #define CONFIG_SYS_I2C
  70. #define CONFIG_SYS_I2C_EEPROM_ADDR 0x50
  71. #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
  72. #define CONFIG_SYS_I2C_EEPROM_BUS 0
  73. #define CONFIG_I2C_MULTI_BUS
  74. /*
  75. * Board NAND Info.
  76. */
  77. #define CONFIG_SYS_NAND_ADDR NAND_BASE /* physical address */
  78. /* to access nand */
  79. #define CONFIG_SYS_NAND_BASE NAND_BASE /* physical address */
  80. /* to access nand at */
  81. /* CS0 */
  82. #define CONFIG_SYS_MAX_NAND_DEVICE 1 /* Max number of NAND */
  83. /* devices */
  84. /* Environment information */
  85. #define CONFIG_EXTRA_ENV_SETTINGS \
  86. "loadaddr=0x82000000\0" \
  87. "baudrate=115200\0" \
  88. "console=ttyO2,115200n8\0" \
  89. "netretry=yes\0" \
  90. "mpurate=auto\0" \
  91. "vram=12M\0" \
  92. "dvimode=1024x768MR-16@60\0" \
  93. "defaultdisplay=dvi\0" \
  94. "mmcdev=0\0" \
  95. "mmcroot=/dev/mmcblk0p2 rw rootwait\0" \
  96. "mmcrootfstype=ext4\0" \
  97. "nandroot=/dev/mtdblock4 rw\0" \
  98. "nandrootfstype=ubifs\0" \
  99. "mmcargs=setenv bootargs console=${console} " \
  100. "mpurate=${mpurate} " \
  101. "vram=${vram} " \
  102. "omapfb.mode=dvi:${dvimode} " \
  103. "omapdss.def_disp=${defaultdisplay} " \
  104. "root=${mmcroot} " \
  105. "rootfstype=${mmcrootfstype}\0" \
  106. "nandargs=setenv bootargs console=${console} " \
  107. "mpurate=${mpurate} " \
  108. "vram=${vram} " \
  109. "omapfb.mode=dvi:${dvimode} " \
  110. "omapdss.def_disp=${defaultdisplay} " \
  111. "root=${nandroot} " \
  112. "rootfstype=${nandrootfstype}\0" \
  113. "loadbootscript=fatload mmc ${mmcdev} ${loadaddr} boot.scr\0" \
  114. "bootscript=echo Running bootscript from mmc ...; " \
  115. "source ${loadaddr}\0" \
  116. "loaduimage=fatload mmc ${mmcdev} ${loadaddr} uImage\0" \
  117. "mmcboot=echo Booting from mmc ...; " \
  118. "run mmcargs; " \
  119. "bootm ${loadaddr}\0" \
  120. "nandboot=echo Booting from nand ...; " \
  121. "run nandargs; " \
  122. "nand read ${loadaddr} 2a0000 400000; " \
  123. "bootm ${loadaddr}\0" \
  124. #define CONFIG_BOOTCOMMAND \
  125. "mmc dev ${mmcdev}; if mmc rescan; then " \
  126. "if run loadbootscript; then " \
  127. "run bootscript; " \
  128. "else " \
  129. "if run loaduimage; then " \
  130. "run mmcboot; " \
  131. "else run nandboot; " \
  132. "fi; " \
  133. "fi; " \
  134. "else run nandboot; fi"
  135. /*
  136. * Miscellaneous configurable options
  137. */
  138. #define CONFIG_TIMESTAMP
  139. #define CONFIG_SYS_AUTOLOAD "no"
  140. #define CONFIG_SYS_CBSIZE 512 /* Console I/O Buffer Size */
  141. #define CONFIG_SYS_MAXARGS 32 /* max number of command args */
  142. #define CONFIG_SYS_LOAD_ADDR (OMAP34XX_SDRC_CS0 + 0x02000000)
  143. /*
  144. * AM3517 has 12 GP timers, they can be driven by the system clock
  145. * (12/13/16.8/19.2/38.4MHz) or by 32KHz clock. We use 13MHz (V_SCLK).
  146. * This rate is divided by a local divisor.
  147. */
  148. #define CONFIG_SYS_TIMERBASE (OMAP34XX_GPT2)
  149. #define CONFIG_SYS_PTV 2 /* Divisor: 2^(PTV+1) => 8 */
  150. #define CONFIG_SYS_HZ 1000
  151. /*-----------------------------------------------------------------------
  152. * Physical Memory Map
  153. */
  154. #define CONFIG_NR_DRAM_BANKS 1 /* CM-T3517 DRAM is only on CS0 */
  155. #define PHYS_SDRAM_1 OMAP34XX_SDRC_CS0
  156. #define CONFIG_SYS_CS0_SIZE (256 << 20)
  157. /*-----------------------------------------------------------------------
  158. * FLASH and environment organization
  159. */
  160. /* **** PISMO SUPPORT *** */
  161. /* Monitor at start of flash */
  162. #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
  163. #define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 2 sectors */
  164. #define CONFIG_ENV_OFFSET 0x260000
  165. #define CONFIG_ENV_ADDR 0x260000
  166. #if defined(CONFIG_CMD_NET)
  167. #define CONFIG_DRIVER_TI_EMAC
  168. #define CONFIG_DRIVER_TI_EMAC_USE_RMII
  169. #define CONFIG_MII
  170. #define CONFIG_ARP_TIMEOUT 200UL
  171. #define CONFIG_NET_RETRY_COUNT 5
  172. #endif /* CONFIG_CMD_NET */
  173. /* additions for new relocation code, must be added to all boards */
  174. #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
  175. #define CONFIG_SYS_INIT_RAM_ADDR 0x4020f800
  176. #define CONFIG_SYS_INIT_RAM_SIZE 0x800
  177. #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \
  178. CONFIG_SYS_INIT_RAM_SIZE - \
  179. GENERATED_GBL_DATA_SIZE)
  180. /* Status LED */
  181. #define GREEN_LED_GPIO 186 /* CM-T3517 Green LED is GPIO186 */
  182. /* Display Configuration */
  183. #define CONFIG_VIDEO_OMAP3
  184. #define LCD_BPP LCD_COLOR16
  185. #define CONFIG_SPLASH_SCREEN
  186. #define CONFIG_SPLASHIMAGE_GUARD
  187. #define CONFIG_BMP_16BPP
  188. #define CONFIG_SCF0403_LCD
  189. /* EEPROM */
  190. #define CONFIG_ENV_EEPROM_IS_ON_I2C
  191. #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
  192. #define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 4
  193. #define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 5
  194. #define CONFIG_SYS_EEPROM_SIZE 256
  195. #endif /* __CONFIG_H */