blanche.h 2.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293
  1. /* SPDX-License-Identifier: GPL-2.0 */
  2. /*
  3. * include/configs/blanche.h
  4. * This file is blanche board configuration.
  5. *
  6. * Copyright (C) 2016 Renesas Electronics Corporation
  7. */
  8. #ifndef __BLANCHE_H
  9. #define __BLANCHE_H
  10. #include "rcar-gen2-common.h"
  11. /* STACK */
  12. #define CONFIG_SYS_INIT_SP_ADDR 0xE817FFFC
  13. #define STACK_AREA_SIZE 0xC000
  14. #define LOW_LEVEL_MERAM_STACK \
  15. (CONFIG_SYS_INIT_SP_ADDR + STACK_AREA_SIZE - 4)
  16. /* MEMORY */
  17. #define RCAR_GEN2_SDRAM_BASE 0x40000000
  18. #define RCAR_GEN2_SDRAM_SIZE (1024u * 1024 * 1024)
  19. #define RCAR_GEN2_UBOOT_SDRAM_SIZE (512 * 1024 * 1024)
  20. /* SCIF */
  21. #define CONFIG_CONS_SCIF0
  22. #define CONFIG_SYS_MEMTEST_START (RCAR_GEN2_SDRAM_BASE)
  23. #define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + 504 * 1024 * 1024)
  24. #undef CONFIG_SYS_MEMTEST_SCRATCH
  25. #undef CONFIG_SYS_LOADS_BAUD_CHANGE
  26. /* FLASH */
  27. #if !defined(CONFIG_MTD_NOR_FLASH)
  28. #define CONFIG_SH_QSPI_BASE 0xE6B10000
  29. #else
  30. #define CONFIG_SYS_FLASH_CFI
  31. #define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_16BIT
  32. #define CONFIG_FLASH_CFI_DRIVER
  33. #define CONFIG_CFI_FLASH_USE_WEAK_ACCESSORS
  34. #define CONFIG_FLASH_SHOW_PROGRESS 45
  35. #define CONFIG_SYS_FLASH_BASE 0x00000000
  36. #define CONFIG_SYS_FLASH_SIZE 0x04000000 /* 64 MB */
  37. #define CONFIG_SYS_MAX_FLASH_SECT 1024
  38. #define CONFIG_SYS_MAX_FLASH_BANKS 1
  39. #define CONFIG_SYS_FLASH_BANKS_LIST { (CONFIG_SYS_FLASH_BASE) }
  40. #define CONFIG_SYS_FLASH_BANKS_SIZES { (CONFIG_SYS_FLASH_SIZE) }
  41. #define CONFIG_SYS_FLASH_ERASE_TOUT 3000
  42. #define CONFIG_SYS_FLASH_WRITE_TOUT 3000
  43. #define CONFIG_SYS_FLASH_LOCK_TOUT 3000
  44. #define CONFIG_SYS_FLASH_UNLOCK_TOUT 3000
  45. #undef CONFIG_CMD_SF
  46. #undef CONFIG_CMD_SPI
  47. #endif
  48. /* Board Clock */
  49. #define RMOBILE_XTAL_CLK 20000000u
  50. #define CONFIG_SYS_CLK_FREQ RMOBILE_XTAL_CLK
  51. #define CONFIG_SH_TMU_CLK_FREQ (CONFIG_SYS_CLK_FREQ / 2) /* EXT / 2 */
  52. #define CONFIG_SYS_TMU_CLK_DIV 4
  53. /* ENV setting */
  54. #if !defined(CONFIG_MTD_NOR_FLASH)
  55. #else
  56. #undef CONFIG_ENV_ADDR
  57. #define CONFIG_ENV_SECT_SIZE (256 * 1024)
  58. #define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + CONFIG_SYS_MONITOR_LEN)
  59. #define CONFIG_ENV_OFFSET (CONFIG_ENV_ADDR)
  60. #define CONFIG_ENV_SIZE (CONFIG_ENV_SECT_SIZE)
  61. #define CONFIG_ENV_SIZE_REDUND (CONFIG_SYS_MONITOR_LEN)
  62. #endif
  63. /* Module stop status bits */
  64. /* INTC-RT */
  65. #define CONFIG_SMSTP0_ENA 0x00400000
  66. /* SDHI0 */
  67. #define CONFIG_SMSTP3_ENA 0x00004000
  68. /* INTC-SYS, IRQC */
  69. #define CONFIG_SMSTP4_ENA 0x00000180
  70. /* SCIF0 */
  71. #define CONFIG_SMSTP7_ENA 0x00200000
  72. /* QSPI */
  73. #define CONFIG_SMSTP9_ENA 0x00020000
  74. /* SYS-DMAC0 */
  75. #define CONFIG_RMSTP2_ENA 0x00080000
  76. /* SDHI */
  77. #define CONFIG_SH_SDHI_FREQ 97500000
  78. #endif /* __BLANCHE_H */