aristainetos-common.h 6.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * (C) Copyright 2015
  4. * (C) Copyright 2014
  5. * Heiko Schocher, DENX Software Engineering, hs@denx.de.
  6. *
  7. * Based on:
  8. * Copyright (C) 2012 Freescale Semiconductor, Inc.
  9. *
  10. * Configuration settings for the Freescale i.MX6Q SabreSD board.
  11. */
  12. #ifndef __ARISTAINETOS_COMMON_CONFIG_H
  13. #define __ARISTAINETOS_COMMON_CONFIG_H
  14. #include "mx6_common.h"
  15. #define CONFIG_MACH_TYPE 4501
  16. #define CONFIG_MMCROOT "/dev/mmcblk0p1"
  17. /* Size of malloc() pool */
  18. #define CONFIG_SYS_MALLOC_LEN (64 * SZ_1M)
  19. #define CONFIG_MXC_UART
  20. /* MMC Configs */
  21. #define CONFIG_SYS_FSL_ESDHC_ADDR 0
  22. #define CONFIG_FEC_MXC
  23. #define CONFIG_MII
  24. #define IMX_FEC_BASE ENET_BASE_ADDR
  25. #define CONFIG_ETHPRIME "FEC"
  26. #define CONFIG_FEC_MXC_PHYADDR 0
  27. #define CONFIG_SPI_FLASH_MTD
  28. #define CONFIG_SF_DEFAULT_SPEED 20000000
  29. #define CONFIG_SF_DEFAULT_MODE SPI_MODE_0
  30. #define CONFIG_SYS_SPI_ST_ENABLE_WP_PIN
  31. #define CONFIG_EXTRA_ENV_SETTINGS \
  32. "script=u-boot.scr\0" \
  33. "fit_file=/boot/system.itb\0" \
  34. "loadaddr=0x12000000\0" \
  35. "fit_addr_r=0x14000000\0" \
  36. "uboot=/boot/u-boot.imx\0" \
  37. "uboot_sz=d0000\0" \
  38. "rescue_sys_addr=f0000\0" \
  39. "rescue_sys_length=f10000\0" \
  40. "panel=lb07wv8\0" \
  41. "splashpos=m,m\0" \
  42. "console=" CONSOLE_DEV "\0" \
  43. "fdt_high=0xffffffff\0" \
  44. "initrd_high=0xffffffff\0" \
  45. "addmtd=setenv bootargs ${bootargs} ${mtdparts}\0" \
  46. "set_fit_default=fdt addr ${fit_addr_r};fdt set /configurations " \
  47. "default ${board_type}\0" \
  48. "get_env=mw ${loadaddr} 0 0x20000;" \
  49. "mmc rescan;" \
  50. "ext2load mmc ${mmcdev}:${mmcpart} ${loadaddr} env.txt;" \
  51. "env import -t ${loadaddr}\0" \
  52. "default_env=mw ${loadaddr} 0 0x20000;" \
  53. "env export -t ${loadaddr} serial# ethaddr eth1addr " \
  54. "board_type panel;" \
  55. "env default -a;" \
  56. "env import -t ${loadaddr}\0" \
  57. "loadbootscript=" \
  58. "ext2load mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \
  59. "bootscript=echo Running bootscript from mmc ...; " \
  60. "source\0" \
  61. "mmcpart=1\0" \
  62. "mmcdev=0\0" \
  63. "mmcroot=" CONFIG_MMCROOT " rootwait rw\0" \
  64. "mmcargs=setenv bootargs console=${console},${baudrate} " \
  65. "root=${mmcroot}\0" \
  66. "mmcboot=echo Booting from mmc ...; " \
  67. "run mmcargs addmtd addmisc set_fit_default;" \
  68. "bootm ${fit_addr_r}\0" \
  69. "mmc_load_fit=ext2load mmc ${mmcdev}:${mmcpart} ${fit_addr_r} " \
  70. "${fit_file}\0" \
  71. "mmc_load_uboot=ext2load mmc ${mmcdev}:${mmcpart} ${loadaddr} " \
  72. "${uboot}\0" \
  73. "mmc_upd_uboot=mw.b ${loadaddr} 0xff ${uboot_sz};" \
  74. "setexpr cmp_buf ${loadaddr} + ${uboot_sz};" \
  75. "setexpr uboot_maxsize ${uboot_sz} - 400;" \
  76. "mw.b ${cmp_buf} 0x00 ${uboot_sz};" \
  77. "run mmc_load_uboot;sf probe;sf erase 0 ${uboot_sz};" \
  78. "sf write ${loadaddr} 400 ${filesize};" \
  79. "sf read ${cmp_buf} 400 ${uboot_sz};" \
  80. "cmp.b ${loadaddr} ${cmp_buf} ${uboot_maxsize}\0" \
  81. "ubiboot=echo Booting from ubi ...; " \
  82. "run ubiargs addmtd addmisc set_fit_default;" \
  83. "bootm ${fit_addr_r}\0" \
  84. "rescueargs=setenv bootargs console=${console},${baudrate} " \
  85. "root=/dev/ram rw\0 " \
  86. "rescueboot=echo Booting rescue system from NOR ...; " \
  87. "run rescueargs addmtd addmisc set_fit_default;" \
  88. "bootm ${fit_addr_r}\0" \
  89. "rescue_load_fit=sf probe;sf read ${fit_addr_r} ${rescue_sys_addr} " \
  90. "${rescue_sys_length}; imi ${fit_addr_r}\0" \
  91. CONFIG_EXTRA_ENV_BOARD_SETTINGS
  92. #define CONFIG_BOOTCOMMAND \
  93. "mmc dev ${mmcdev};" \
  94. "if mmc rescan; then " \
  95. "if run loadbootscript; then " \
  96. "run bootscript; " \
  97. "else " \
  98. "if run mmc_load_fit; then " \
  99. "run mmcboot; " \
  100. "else " \
  101. "if run ubifs_load_fit; then " \
  102. "run ubiboot; " \
  103. "else " \
  104. "if run rescue_load_fit; then " \
  105. "run rescueboot; " \
  106. "else " \
  107. "echo RESCUE SYSTEM BOOT " \
  108. "FAILURE;" \
  109. "fi; " \
  110. "fi; " \
  111. "fi; " \
  112. "fi; " \
  113. "else " \
  114. "if run ubifs_load_fit; then " \
  115. "run ubiboot; " \
  116. "else " \
  117. "if run rescue_load_fit; then " \
  118. "run rescueboot; " \
  119. "else " \
  120. "echo RESCUE SYSTEM BOOT FAILURE;" \
  121. "fi; " \
  122. "fi; " \
  123. "fi"
  124. #define CONFIG_ARP_TIMEOUT 200UL
  125. #define CONFIG_SYS_MEMTEST_START PHYS_SDRAM
  126. #define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + 0x100000)
  127. #define CONFIG_SYS_MEMTEST_SCRATCH 0x10800000
  128. /* Physical Memory Map */
  129. #define CONFIG_NR_DRAM_BANKS 1
  130. #define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
  131. #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
  132. #define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
  133. #define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
  134. #define CONFIG_SYS_INIT_SP_OFFSET \
  135. (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
  136. #define CONFIG_SYS_INIT_SP_ADDR \
  137. (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
  138. /* Environment organization */
  139. #define CONFIG_ENV_SIZE (12 * 1024)
  140. #define CONFIG_SYS_REDUNDAND_ENVIRONMENT
  141. #define CONFIG_ENV_SPI_BUS CONFIG_SF_DEFAULT_BUS
  142. #define CONFIG_ENV_SPI_CS CONFIG_SF_DEFAULT_CS
  143. #define CONFIG_ENV_SPI_MAX_HZ CONFIG_SF_DEFAULT_SPEED
  144. #define CONFIG_ENV_SPI_MODE CONFIG_SF_DEFAULT_MODE
  145. #define CONFIG_ENV_SECT_SIZE (0x010000)
  146. #define CONFIG_ENV_OFFSET (0x0d0000)
  147. #define CONFIG_ENV_OFFSET_REDUND (0x0e0000)
  148. #define CONFIG_SYS_FSL_USDHC_NUM 2
  149. /* I2C */
  150. #define CONFIG_SYS_I2C
  151. #define CONFIG_SYS_I2C_MXC
  152. #define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
  153. #define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
  154. #define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */
  155. #define CONFIG_SYS_I2C_SPEED 100000
  156. #define CONFIG_SYS_I2C_SLAVE 0x7f
  157. #define CONFIG_SYS_I2C_NOPROBES { {0, 0x00} }
  158. /* NAND stuff */
  159. #define CONFIG_SYS_MAX_NAND_DEVICE 1
  160. #define CONFIG_SYS_NAND_BASE 0x40000000
  161. #define CONFIG_SYS_NAND_5_ADDR_CYCLE
  162. #define CONFIG_SYS_NAND_ONFI_DETECTION
  163. /* DMA stuff, needed for GPMI/MXS NAND support */
  164. /* RTC */
  165. #define CONFIG_SYS_I2C_RTC_ADDR 0x68
  166. #define CONFIG_SYS_RTC_BUS_NUM 2
  167. #define CONFIG_RTC_M41T11
  168. /* USB Configs */
  169. #define CONFIG_USB_MAX_CONTROLLER_COUNT 2
  170. #define CONFIG_EHCI_HCD_INIT_AFTER_RESET /* For OTG port */
  171. #define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
  172. #define CONFIG_MXC_USB_FLAGS 0
  173. /* UBI support */
  174. #define CONFIG_MTD_PARTITIONS
  175. #define CONFIG_MTD_DEVICE
  176. #define CONFIG_HW_WATCHDOG
  177. #define CONFIG_IMX_WATCHDOG
  178. /* Framebuffer */
  179. #define CONFIG_VIDEO_IPUV3
  180. /* check this console not needed, after test remove it */
  181. #define CONFIG_VIDEO_BMP_RLE8
  182. #define CONFIG_SPLASH_SCREEN
  183. #define CONFIG_SPLASH_SCREEN_ALIGN
  184. #define CONFIG_BMP_16BPP
  185. #define CONFIG_VIDEO_LOGO
  186. #define CONFIG_VIDEO_BMP_LOGO
  187. #define CONFIG_IMX_VIDEO_SKIP
  188. #define CONFIG_PWM_IMX
  189. #define CONFIG_IMX6_PWM_PER_CLK 66000000
  190. #endif /* __ARISTAINETOS_COMMON_CONFIG_H */