MPC8540ADS.h 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright 2004, 2011 Freescale Semiconductor.
  4. * (C) Copyright 2002,2003 Motorola,Inc.
  5. * Xianghua Xiao <X.Xiao@motorola.com>
  6. */
  7. /*
  8. * mpc8540ads board configuration file
  9. *
  10. * Please refer to doc/README.mpc85xx for more info.
  11. *
  12. * Make sure you change the MAC address and other network params first,
  13. * search for CONFIG_SERVERIP, etc in this file.
  14. */
  15. #ifndef __CONFIG_H
  16. #define __CONFIG_H
  17. /*
  18. * default CCARBAR is at 0xff700000
  19. * assume U-Boot is less than 0.5MB
  20. */
  21. #ifndef CONFIG_HAS_FEC
  22. #define CONFIG_HAS_FEC 1 /* 8540 has FEC */
  23. #endif
  24. #define CONFIG_PCI_INDIRECT_BRIDGE
  25. #define CONFIG_SYS_PCI_64BIT 1 /* enable 64-bit PCI resources */
  26. #define CONFIG_ENV_OVERWRITE
  27. /*
  28. * sysclk for MPC85xx
  29. *
  30. * Two valid values are:
  31. * 33000000
  32. * 66000000
  33. *
  34. * Most PCI cards are still 33Mhz, so in the presence of PCI, 33MHz
  35. * is likely the desired value here, so that is now the default.
  36. * The board, however, can run at 66MHz. In any event, this value
  37. * must match the settings of some switches. Details can be found
  38. * in the README.mpc85xxads.
  39. *
  40. * XXX -- Can't we run at 66 MHz, anyway? PCI should drop to
  41. * 33MHz to accommodate, based on a PCI pin.
  42. * Note that PCI-X won't work at 33MHz.
  43. */
  44. #ifndef CONFIG_SYS_CLK_FREQ
  45. #define CONFIG_SYS_CLK_FREQ 33000000
  46. #endif
  47. /*
  48. * These can be toggled for performance analysis, otherwise use default.
  49. */
  50. #define CONFIG_L2_CACHE /* toggle L2 cache */
  51. #define CONFIG_BTB /* toggle branch predition */
  52. #define CONFIG_SYS_MEMTEST_START 0x00200000 /* memtest region */
  53. #define CONFIG_SYS_MEMTEST_END 0x00400000
  54. #define CONFIG_SYS_CCSRBAR 0xe0000000
  55. #define CONFIG_SYS_CCSRBAR_PHYS_LOW CONFIG_SYS_CCSRBAR
  56. /* DDR Setup */
  57. #define CONFIG_SPD_EEPROM /* Use SPD EEPROM for DDR setup*/
  58. #define CONFIG_DDR_SPD
  59. #undef CONFIG_FSL_DDR_INTERACTIVE
  60. #define CONFIG_MEM_INIT_VALUE 0xDeadBeef
  61. #define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000 /* DDR is system memory*/
  62. #define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE
  63. #define CONFIG_DIMM_SLOTS_PER_CTLR 1
  64. #define CONFIG_CHIP_SELECTS_PER_CTRL (2 * CONFIG_DIMM_SLOTS_PER_CTLR)
  65. /* I2C addresses of SPD EEPROMs */
  66. #define SPD_EEPROM_ADDRESS 0x51 /* CTLR 0 DIMM 0 */
  67. /* These are used when DDR doesn't use SPD. */
  68. #define CONFIG_SYS_SDRAM_SIZE 128 /* DDR is 128MB */
  69. #define CONFIG_SYS_DDR_CS0_BNDS 0x00000007 /* 0-128MB */
  70. #define CONFIG_SYS_DDR_CS0_CONFIG 0x80000002
  71. #define CONFIG_SYS_DDR_TIMING_1 0x37344321
  72. #define CONFIG_SYS_DDR_TIMING_2 0x00000800 /* P9-45,may need tuning */
  73. #define CONFIG_SYS_DDR_CONTROL 0xc2000000 /* unbuffered,no DYN_PWR */
  74. #define CONFIG_SYS_DDR_MODE 0x00000062 /* DLL,normal,seq,4/2.5 */
  75. #define CONFIG_SYS_DDR_INTERVAL 0x05200100 /* autocharge,no open page */
  76. /*
  77. * SDRAM on the Local Bus
  78. */
  79. #define CONFIG_SYS_LBC_SDRAM_BASE 0xf0000000 /* Localbus SDRAM */
  80. #define CONFIG_SYS_LBC_SDRAM_SIZE 64 /* LBC SDRAM is 64MB */
  81. #define CONFIG_SYS_FLASH_BASE 0xff000000 /* start of FLASH 16M */
  82. #define CONFIG_SYS_BR0_PRELIM 0xff001801 /* port size 32bit */
  83. #define CONFIG_SYS_OR0_PRELIM 0xff006ff7 /* 16MB Flash */
  84. #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */
  85. #define CONFIG_SYS_MAX_FLASH_SECT 64 /* sectors per device */
  86. #undef CONFIG_SYS_FLASH_CHECKSUM
  87. #define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */
  88. #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */
  89. #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE /* start of monitor */
  90. #if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE)
  91. #define CONFIG_SYS_RAMBOOT
  92. #else
  93. #undef CONFIG_SYS_RAMBOOT
  94. #endif
  95. #define CONFIG_FLASH_CFI_DRIVER
  96. #define CONFIG_SYS_FLASH_CFI
  97. #define CONFIG_SYS_FLASH_EMPTY_INFO
  98. #undef CONFIG_CLOCKS_IN_MHZ
  99. /*
  100. * Local Bus Definitions
  101. */
  102. /*
  103. * Base Register 2 and Option Register 2 configure SDRAM.
  104. * The SDRAM base address, CONFIG_SYS_LBC_SDRAM_BASE, is 0xf0000000.
  105. *
  106. * For BR2, need:
  107. * Base address of 0xf0000000 = BR[0:16] = 1111 0000 0000 0000 0
  108. * port-size = 32-bits = BR2[19:20] = 11
  109. * no parity checking = BR2[21:22] = 00
  110. * SDRAM for MSEL = BR2[24:26] = 011
  111. * Valid = BR[31] = 1
  112. *
  113. * 0 4 8 12 16 20 24 28
  114. * 1111 0000 0000 0000 0001 1000 0110 0001 = f0001861
  115. *
  116. * FIXME: CONFIG_SYS_LBC_SDRAM_BASE should be masked and OR'ed into
  117. * FIXME: the top 17 bits of BR2.
  118. */
  119. #define CONFIG_SYS_BR2_PRELIM 0xf0001861
  120. /*
  121. * The SDRAM size in MB, CONFIG_SYS_LBC_SDRAM_SIZE, is 64.
  122. *
  123. * For OR2, need:
  124. * 64MB mask for AM, OR2[0:7] = 1111 1100
  125. * XAM, OR2[17:18] = 11
  126. * 9 columns OR2[19-21] = 010
  127. * 13 rows OR2[23-25] = 100
  128. * EAD set for extra time OR[31] = 1
  129. *
  130. * 0 4 8 12 16 20 24 28
  131. * 1111 1100 0000 0000 0110 1001 0000 0001 = fc006901
  132. */
  133. #define CONFIG_SYS_OR2_PRELIM 0xfc006901
  134. #define CONFIG_SYS_LBC_LCRR 0x00030004 /* LB clock ratio reg */
  135. #define CONFIG_SYS_LBC_LBCR 0x00000000 /* LB config reg */
  136. #define CONFIG_SYS_LBC_LSRT 0x20000000 /* LB sdram refresh timer */
  137. #define CONFIG_SYS_LBC_MRTPR 0x20000000 /* LB refresh timer prescal*/
  138. #define CONFIG_SYS_LBC_LSDMR_COMMON ( LSDMR_BSMA1516 \
  139. | LSDMR_RFCR5 \
  140. | LSDMR_PRETOACT3 \
  141. | LSDMR_ACTTORW3 \
  142. | LSDMR_BL8 \
  143. | LSDMR_WRC2 \
  144. | LSDMR_CL3 \
  145. | LSDMR_RFEN \
  146. )
  147. /*
  148. * SDRAM Controller configuration sequence.
  149. */
  150. #define CONFIG_SYS_LBC_LSDMR_1 (CONFIG_SYS_LBC_LSDMR_COMMON | LSDMR_OP_PCHALL)
  151. #define CONFIG_SYS_LBC_LSDMR_2 (CONFIG_SYS_LBC_LSDMR_COMMON | LSDMR_OP_ARFRSH)
  152. #define CONFIG_SYS_LBC_LSDMR_3 (CONFIG_SYS_LBC_LSDMR_COMMON | LSDMR_OP_ARFRSH)
  153. #define CONFIG_SYS_LBC_LSDMR_4 (CONFIG_SYS_LBC_LSDMR_COMMON | LSDMR_OP_MRW)
  154. #define CONFIG_SYS_LBC_LSDMR_5 (CONFIG_SYS_LBC_LSDMR_COMMON | LSDMR_OP_NORMAL)
  155. /*
  156. * 32KB, 8-bit wide for ADS config reg
  157. */
  158. #define CONFIG_SYS_BR4_PRELIM 0xf8000801
  159. #define CONFIG_SYS_OR4_PRELIM 0xffffe1f1
  160. #define CONFIG_SYS_BCSR (CONFIG_SYS_BR4_PRELIM & 0xffff8000)
  161. #define CONFIG_SYS_INIT_RAM_LOCK 1
  162. #define CONFIG_SYS_INIT_RAM_ADDR 0xe4010000 /* Initial RAM address */
  163. #define CONFIG_SYS_INIT_RAM_SIZE 0x4000 /* Size of used area in RAM */
  164. #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
  165. #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
  166. #define CONFIG_SYS_MONITOR_LEN (256 * 1024) /* Reserve 256 kB for Mon */
  167. #define CONFIG_SYS_MALLOC_LEN (128 * 1024) /* Reserved for malloc */
  168. /* Serial Port */
  169. #define CONFIG_SYS_NS16550_SERIAL
  170. #define CONFIG_SYS_NS16550_REG_SIZE 1
  171. #define CONFIG_SYS_NS16550_CLK get_bus_freq(0)
  172. #define CONFIG_SYS_BAUDRATE_TABLE \
  173. {300, 600, 1200, 2400, 4800, 9600, 19200, 38400,115200}
  174. #define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR+0x4500)
  175. #define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR+0x4600)
  176. /*
  177. * I2C
  178. */
  179. #define CONFIG_SYS_I2C
  180. #define CONFIG_SYS_I2C_FSL
  181. #define CONFIG_SYS_FSL_I2C_SPEED 400000
  182. #define CONFIG_SYS_FSL_I2C_SLAVE 0x7F
  183. #define CONFIG_SYS_FSL_I2C_OFFSET 0x3000
  184. #define CONFIG_SYS_I2C_NOPROBES { {0, 0x69} }
  185. /* RapidIO MMU */
  186. #define CONFIG_SYS_RIO_MEM_VIRT 0xc0000000 /* base address */
  187. #define CONFIG_SYS_RIO_MEM_BUS 0xc0000000 /* base address */
  188. #define CONFIG_SYS_RIO_MEM_PHYS 0xc0000000
  189. #define CONFIG_SYS_RIO_MEM_SIZE 0x20000000 /* 128M */
  190. /*
  191. * General PCI
  192. * Memory space is mapped 1-1, but I/O space must start from 0.
  193. */
  194. #define CONFIG_SYS_PCI1_MEM_VIRT 0x80000000
  195. #define CONFIG_SYS_PCI1_MEM_BUS 0x80000000
  196. #define CONFIG_SYS_PCI1_MEM_PHYS 0x80000000
  197. #define CONFIG_SYS_PCI1_MEM_SIZE 0x20000000 /* 512M */
  198. #define CONFIG_SYS_PCI1_IO_VIRT 0xe2000000
  199. #define CONFIG_SYS_PCI1_IO_BUS 0x00000000
  200. #define CONFIG_SYS_PCI1_IO_PHYS 0xe2000000
  201. #define CONFIG_SYS_PCI1_IO_SIZE 0x100000 /* 1M */
  202. #if defined(CONFIG_PCI)
  203. #undef CONFIG_EEPRO100
  204. #undef CONFIG_TULIP
  205. #if !defined(CONFIG_PCI_PNP)
  206. #define PCI_ENET0_IOADDR 0xe0000000
  207. #define PCI_ENET0_MEMADDR 0xe0000000
  208. #define PCI_IDSEL_NUMBER 0x0c /* slot0->3(IDSEL)=12->15 */
  209. #endif
  210. #undef CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */
  211. #define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x1057 /* Motorola */
  212. #endif /* CONFIG_PCI */
  213. #if defined(CONFIG_TSEC_ENET)
  214. #define CONFIG_MII 1 /* MII PHY management */
  215. #define CONFIG_TSEC1 1
  216. #define CONFIG_TSEC1_NAME "TSEC0"
  217. #define CONFIG_TSEC2 1
  218. #define CONFIG_TSEC2_NAME "TSEC1"
  219. #define TSEC1_PHY_ADDR 0
  220. #define TSEC2_PHY_ADDR 1
  221. #define TSEC1_PHYIDX 0
  222. #define TSEC2_PHYIDX 0
  223. #define TSEC1_FLAGS TSEC_GIGABIT
  224. #define TSEC2_FLAGS TSEC_GIGABIT
  225. #if CONFIG_HAS_FEC
  226. #define CONFIG_MPC85XX_FEC 1
  227. #define CONFIG_MPC85XX_FEC_NAME "FEC"
  228. #define FEC_PHY_ADDR 3
  229. #define FEC_PHYIDX 0
  230. #define FEC_FLAGS 0
  231. #endif
  232. /* Options are: TSEC[0-1], FEC */
  233. #define CONFIG_ETHPRIME "TSEC0"
  234. #endif /* CONFIG_TSEC_ENET */
  235. /*
  236. * Environment
  237. */
  238. #ifndef CONFIG_SYS_RAMBOOT
  239. #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE + 0x40000)
  240. #define CONFIG_ENV_SECT_SIZE 0x40000 /* 256K(one sector) for env */
  241. #define CONFIG_ENV_SIZE 0x2000
  242. #else
  243. #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - 0x1000)
  244. #define CONFIG_ENV_SIZE 0x2000
  245. #endif
  246. #define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
  247. #define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
  248. /*
  249. * BOOTP options
  250. */
  251. #define CONFIG_BOOTP_BOOTFILESIZE
  252. /*
  253. * Command line configuration.
  254. */
  255. #undef CONFIG_WATCHDOG /* watchdog disabled */
  256. /*
  257. * Miscellaneous configurable options
  258. */
  259. #define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */
  260. /*
  261. * For booting Linux, the board info and command line data
  262. * have to be in the first 64 MB of memory, since this is
  263. * the maximum mapped by the Linux kernel during initialization.
  264. */
  265. #define CONFIG_SYS_BOOTMAPSZ (64 << 20) /* Initial Memory map for Linux*/
  266. #define CONFIG_SYS_BOOTM_LEN (64 << 20) /* Increase max gunzip size */
  267. #if defined(CONFIG_CMD_KGDB)
  268. #define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */
  269. #endif
  270. /*
  271. * Environment Configuration
  272. */
  273. /* The mac addresses for all ethernet interface */
  274. #if defined(CONFIG_TSEC_ENET)
  275. #define CONFIG_HAS_ETH0
  276. #define CONFIG_HAS_ETH1
  277. #define CONFIG_HAS_ETH2
  278. #endif
  279. #define CONFIG_IPADDR 192.168.1.253
  280. #define CONFIG_HOSTNAME "unknown"
  281. #define CONFIG_ROOTPATH "/nfsroot"
  282. #define CONFIG_BOOTFILE "your.uImage"
  283. #define CONFIG_SERVERIP 192.168.1.1
  284. #define CONFIG_GATEWAYIP 192.168.1.1
  285. #define CONFIG_NETMASK 255.255.255.0
  286. #define CONFIG_LOADADDR 200000 /* default location for tftp and bootm */
  287. #define CONFIG_EXTRA_ENV_SETTINGS \
  288. "netdev=eth0\0" \
  289. "consoledev=ttyS0\0" \
  290. "ramdiskaddr=1000000\0" \
  291. "ramdiskfile=your.ramdisk.u-boot\0" \
  292. "fdtaddr=400000\0" \
  293. "fdtfile=your.fdt.dtb\0"
  294. #define CONFIG_NFSBOOTCOMMAND \
  295. "setenv bootargs root=/dev/nfs rw " \
  296. "nfsroot=$serverip:$rootpath " \
  297. "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \
  298. "console=$consoledev,$baudrate $othbootargs;" \
  299. "tftp $loadaddr $bootfile;" \
  300. "tftp $fdtaddr $fdtfile;" \
  301. "bootm $loadaddr - $fdtaddr"
  302. #define CONFIG_RAMBOOTCOMMAND \
  303. "setenv bootargs root=/dev/ram rw " \
  304. "console=$consoledev,$baudrate $othbootargs;" \
  305. "tftp $ramdiskaddr $ramdiskfile;" \
  306. "tftp $loadaddr $bootfile;" \
  307. "tftp $fdtaddr $fdtfile;" \
  308. "bootm $loadaddr $ramdiskaddr $fdtaddr"
  309. #define CONFIG_BOOTCOMMAND CONFIG_NFSBOOTCOMMAND
  310. #endif /* __CONFIG_H */