mx6sxsabresd.c 9.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright (C) 2014 Freescale Semiconductor, Inc.
  4. *
  5. * Author: Fabio Estevam <fabio.estevam@freescale.com>
  6. */
  7. #include <init.h>
  8. #include <net.h>
  9. #include <asm/arch/clock.h>
  10. #include <asm/arch/crm_regs.h>
  11. #include <asm/arch/iomux.h>
  12. #include <asm/arch/imx-regs.h>
  13. #include <asm/arch/mx6-pins.h>
  14. #include <asm/arch/sys_proto.h>
  15. #include <asm/global_data.h>
  16. #include <asm/gpio.h>
  17. #include <asm/mach-imx/iomux-v3.h>
  18. #include <asm/io.h>
  19. #include <asm/mach-imx/mxc_i2c.h>
  20. #include <env.h>
  21. #include <linux/delay.h>
  22. #include <linux/sizes.h>
  23. #include <common.h>
  24. #include <fsl_esdhc_imx.h>
  25. #include <mmc.h>
  26. #include <i2c.h>
  27. #include <miiphy.h>
  28. #include <netdev.h>
  29. #include <power/pmic.h>
  30. #include <power/pfuze100_pmic.h>
  31. #include "../common/pfuze.h"
  32. DECLARE_GLOBAL_DATA_PTR;
  33. #define UART_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
  34. PAD_CTL_PUS_100K_UP | PAD_CTL_SPEED_MED | \
  35. PAD_CTL_DSE_40ohm | PAD_CTL_SRE_FAST | PAD_CTL_HYS)
  36. #define USDHC_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
  37. PAD_CTL_PUS_22K_UP | PAD_CTL_SPEED_LOW | \
  38. PAD_CTL_DSE_80ohm | PAD_CTL_SRE_FAST | PAD_CTL_HYS)
  39. #define ENET_PAD_CTRL (PAD_CTL_PUS_100K_UP | PAD_CTL_PUE | \
  40. PAD_CTL_SPEED_HIGH | \
  41. PAD_CTL_DSE_48ohm | PAD_CTL_SRE_FAST)
  42. #define ENET_CLK_PAD_CTRL (PAD_CTL_SPEED_MED | \
  43. PAD_CTL_DSE_120ohm | PAD_CTL_SRE_FAST)
  44. #define ENET_RX_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
  45. PAD_CTL_SPEED_HIGH | PAD_CTL_SRE_FAST)
  46. #define LCD_PAD_CTRL (PAD_CTL_HYS | PAD_CTL_PUS_100K_UP | PAD_CTL_PUE | \
  47. PAD_CTL_PKE | PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm)
  48. #define WDOG_PAD_CTRL (PAD_CTL_PUE | PAD_CTL_PKE | PAD_CTL_SPEED_MED | \
  49. PAD_CTL_DSE_40ohm)
  50. int dram_init(void)
  51. {
  52. gd->ram_size = imx_ddr_size();
  53. return 0;
  54. }
  55. static iomux_v3_cfg_t const uart1_pads[] = {
  56. MX6_PAD_GPIO1_IO04__UART1_TX | MUX_PAD_CTRL(UART_PAD_CTRL),
  57. MX6_PAD_GPIO1_IO05__UART1_RX | MUX_PAD_CTRL(UART_PAD_CTRL),
  58. };
  59. static iomux_v3_cfg_t const wdog_b_pad = {
  60. MX6_PAD_GPIO1_IO13__GPIO1_IO_13 | MUX_PAD_CTRL(WDOG_PAD_CTRL),
  61. };
  62. static iomux_v3_cfg_t const fec1_pads[] = {
  63. MX6_PAD_ENET1_MDC__ENET1_MDC | MUX_PAD_CTRL(ENET_PAD_CTRL),
  64. MX6_PAD_ENET1_MDIO__ENET1_MDIO | MUX_PAD_CTRL(ENET_PAD_CTRL),
  65. MX6_PAD_RGMII1_RX_CTL__ENET1_RX_EN | MUX_PAD_CTRL(ENET_RX_PAD_CTRL),
  66. MX6_PAD_RGMII1_RD0__ENET1_RX_DATA_0 | MUX_PAD_CTRL(ENET_RX_PAD_CTRL),
  67. MX6_PAD_RGMII1_RD1__ENET1_RX_DATA_1 | MUX_PAD_CTRL(ENET_RX_PAD_CTRL),
  68. MX6_PAD_RGMII1_RD2__ENET1_RX_DATA_2 | MUX_PAD_CTRL(ENET_RX_PAD_CTRL),
  69. MX6_PAD_RGMII1_RD3__ENET1_RX_DATA_3 | MUX_PAD_CTRL(ENET_RX_PAD_CTRL),
  70. MX6_PAD_RGMII1_RXC__ENET1_RX_CLK | MUX_PAD_CTRL(ENET_RX_PAD_CTRL),
  71. MX6_PAD_RGMII1_TX_CTL__ENET1_TX_EN | MUX_PAD_CTRL(ENET_PAD_CTRL),
  72. MX6_PAD_RGMII1_TD0__ENET1_TX_DATA_0 | MUX_PAD_CTRL(ENET_PAD_CTRL),
  73. MX6_PAD_RGMII1_TD1__ENET1_TX_DATA_1 | MUX_PAD_CTRL(ENET_PAD_CTRL),
  74. MX6_PAD_RGMII1_TD2__ENET1_TX_DATA_2 | MUX_PAD_CTRL(ENET_PAD_CTRL),
  75. MX6_PAD_RGMII1_TD3__ENET1_TX_DATA_3 | MUX_PAD_CTRL(ENET_PAD_CTRL),
  76. MX6_PAD_RGMII1_TXC__ENET1_RGMII_TXC | MUX_PAD_CTRL(ENET_PAD_CTRL),
  77. };
  78. static iomux_v3_cfg_t const peri_3v3_pads[] = {
  79. MX6_PAD_QSPI1A_DATA0__GPIO4_IO_16 | MUX_PAD_CTRL(NO_PAD_CTRL),
  80. };
  81. static iomux_v3_cfg_t const phy_control_pads[] = {
  82. /* 25MHz Ethernet PHY Clock */
  83. MX6_PAD_ENET2_RX_CLK__ENET2_REF_CLK_25M | MUX_PAD_CTRL(ENET_CLK_PAD_CTRL),
  84. /* ENET PHY Power */
  85. MX6_PAD_ENET2_COL__GPIO2_IO_6 | MUX_PAD_CTRL(NO_PAD_CTRL),
  86. /* AR8031 PHY Reset */
  87. MX6_PAD_ENET2_CRS__GPIO2_IO_7 | MUX_PAD_CTRL(NO_PAD_CTRL),
  88. };
  89. static void setup_iomux_uart(void)
  90. {
  91. imx_iomux_v3_setup_multiple_pads(uart1_pads, ARRAY_SIZE(uart1_pads));
  92. }
  93. static int setup_fec(void)
  94. {
  95. struct iomuxc *iomuxc_regs = (struct iomuxc *)IOMUXC_BASE_ADDR;
  96. struct anatop_regs *anatop = (struct anatop_regs *)ANATOP_BASE_ADDR;
  97. int reg, ret;
  98. /* Use 125MHz anatop loopback REF_CLK1 for ENET1 */
  99. clrsetbits_le32(&iomuxc_regs->gpr[1], IOMUX_GPR1_FEC1_MASK, 0);
  100. ret = enable_fec_anatop_clock(0, ENET_125MHZ);
  101. if (ret)
  102. return ret;
  103. imx_iomux_v3_setup_multiple_pads(phy_control_pads,
  104. ARRAY_SIZE(phy_control_pads));
  105. /* Enable the ENET power, active low */
  106. gpio_request(IMX_GPIO_NR(2, 6), "enet_rst");
  107. gpio_direction_output(IMX_GPIO_NR(2, 6) , 0);
  108. /* Reset AR8031 PHY */
  109. gpio_request(IMX_GPIO_NR(2, 7), "phy_rst");
  110. gpio_direction_output(IMX_GPIO_NR(2, 7) , 0);
  111. mdelay(10);
  112. gpio_set_value(IMX_GPIO_NR(2, 7), 1);
  113. reg = readl(&anatop->pll_enet);
  114. reg |= BM_ANADIG_PLL_ENET_REF_25M_ENABLE;
  115. writel(reg, &anatop->pll_enet);
  116. return 0;
  117. }
  118. int board_eth_init(struct bd_info *bis)
  119. {
  120. imx_iomux_v3_setup_multiple_pads(fec1_pads, ARRAY_SIZE(fec1_pads));
  121. setup_fec();
  122. return cpu_eth_init(bis);
  123. }
  124. int power_init_board(void)
  125. {
  126. struct udevice *dev;
  127. unsigned int reg;
  128. int ret;
  129. dev = pfuze_common_init();
  130. if (!dev)
  131. return -ENODEV;
  132. ret = pfuze_mode_init(dev, APS_PFM);
  133. if (ret < 0)
  134. return ret;
  135. /* Enable power of VGEN5 3V3, needed for SD3 */
  136. reg = pmic_reg_read(dev, PFUZE100_VGEN5VOL);
  137. reg &= ~LDO_VOL_MASK;
  138. reg |= (LDOB_3_30V | (1 << LDO_EN));
  139. pmic_reg_write(dev, PFUZE100_VGEN5VOL, reg);
  140. return 0;
  141. }
  142. int board_phy_config(struct phy_device *phydev)
  143. {
  144. /*
  145. * Enable 1.8V(SEL_1P5_1P8_POS_REG) on
  146. * Phy control debug reg 0
  147. */
  148. phy_write(phydev, MDIO_DEVAD_NONE, 0x1d, 0x1f);
  149. phy_write(phydev, MDIO_DEVAD_NONE, 0x1e, 0x8);
  150. /* rgmii tx clock delay enable */
  151. phy_write(phydev, MDIO_DEVAD_NONE, 0x1d, 0x05);
  152. phy_write(phydev, MDIO_DEVAD_NONE, 0x1e, 0x100);
  153. if (phydev->drv->config)
  154. phydev->drv->config(phydev);
  155. return 0;
  156. }
  157. int board_early_init_f(void)
  158. {
  159. setup_iomux_uart();
  160. /* Enable PERI_3V3, which is used by SD2, ENET, LVDS, BT */
  161. imx_iomux_v3_setup_multiple_pads(peri_3v3_pads,
  162. ARRAY_SIZE(peri_3v3_pads));
  163. return 0;
  164. }
  165. int board_mmc_get_env_dev(int devno)
  166. {
  167. return devno;
  168. }
  169. #ifdef CONFIG_FSL_QSPI
  170. int board_qspi_init(void)
  171. {
  172. /* Set the clock */
  173. enable_qspi_clk(1);
  174. return 0;
  175. }
  176. #endif
  177. #ifdef CONFIG_VIDEO_MXS
  178. static iomux_v3_cfg_t const lcd_pads[] = {
  179. MX6_PAD_LCD1_CLK__LCDIF1_CLK | MUX_PAD_CTRL(LCD_PAD_CTRL),
  180. MX6_PAD_LCD1_ENABLE__LCDIF1_ENABLE | MUX_PAD_CTRL(LCD_PAD_CTRL),
  181. MX6_PAD_LCD1_HSYNC__LCDIF1_HSYNC | MUX_PAD_CTRL(LCD_PAD_CTRL),
  182. MX6_PAD_LCD1_VSYNC__LCDIF1_VSYNC | MUX_PAD_CTRL(LCD_PAD_CTRL),
  183. MX6_PAD_LCD1_DATA00__LCDIF1_DATA_0 | MUX_PAD_CTRL(LCD_PAD_CTRL),
  184. MX6_PAD_LCD1_DATA01__LCDIF1_DATA_1 | MUX_PAD_CTRL(LCD_PAD_CTRL),
  185. MX6_PAD_LCD1_DATA02__LCDIF1_DATA_2 | MUX_PAD_CTRL(LCD_PAD_CTRL),
  186. MX6_PAD_LCD1_DATA03__LCDIF1_DATA_3 | MUX_PAD_CTRL(LCD_PAD_CTRL),
  187. MX6_PAD_LCD1_DATA04__LCDIF1_DATA_4 | MUX_PAD_CTRL(LCD_PAD_CTRL),
  188. MX6_PAD_LCD1_DATA05__LCDIF1_DATA_5 | MUX_PAD_CTRL(LCD_PAD_CTRL),
  189. MX6_PAD_LCD1_DATA06__LCDIF1_DATA_6 | MUX_PAD_CTRL(LCD_PAD_CTRL),
  190. MX6_PAD_LCD1_DATA07__LCDIF1_DATA_7 | MUX_PAD_CTRL(LCD_PAD_CTRL),
  191. MX6_PAD_LCD1_DATA08__LCDIF1_DATA_8 | MUX_PAD_CTRL(LCD_PAD_CTRL),
  192. MX6_PAD_LCD1_DATA09__LCDIF1_DATA_9 | MUX_PAD_CTRL(LCD_PAD_CTRL),
  193. MX6_PAD_LCD1_DATA10__LCDIF1_DATA_10 | MUX_PAD_CTRL(LCD_PAD_CTRL),
  194. MX6_PAD_LCD1_DATA11__LCDIF1_DATA_11 | MUX_PAD_CTRL(LCD_PAD_CTRL),
  195. MX6_PAD_LCD1_DATA12__LCDIF1_DATA_12 | MUX_PAD_CTRL(LCD_PAD_CTRL),
  196. MX6_PAD_LCD1_DATA13__LCDIF1_DATA_13 | MUX_PAD_CTRL(LCD_PAD_CTRL),
  197. MX6_PAD_LCD1_DATA14__LCDIF1_DATA_14 | MUX_PAD_CTRL(LCD_PAD_CTRL),
  198. MX6_PAD_LCD1_DATA15__LCDIF1_DATA_15 | MUX_PAD_CTRL(LCD_PAD_CTRL),
  199. MX6_PAD_LCD1_DATA16__LCDIF1_DATA_16 | MUX_PAD_CTRL(LCD_PAD_CTRL),
  200. MX6_PAD_LCD1_DATA17__LCDIF1_DATA_17 | MUX_PAD_CTRL(LCD_PAD_CTRL),
  201. MX6_PAD_LCD1_DATA18__LCDIF1_DATA_18 | MUX_PAD_CTRL(LCD_PAD_CTRL),
  202. MX6_PAD_LCD1_DATA19__LCDIF1_DATA_19 | MUX_PAD_CTRL(LCD_PAD_CTRL),
  203. MX6_PAD_LCD1_DATA20__LCDIF1_DATA_20 | MUX_PAD_CTRL(LCD_PAD_CTRL),
  204. MX6_PAD_LCD1_DATA21__LCDIF1_DATA_21 | MUX_PAD_CTRL(LCD_PAD_CTRL),
  205. MX6_PAD_LCD1_DATA22__LCDIF1_DATA_22 | MUX_PAD_CTRL(LCD_PAD_CTRL),
  206. MX6_PAD_LCD1_DATA23__LCDIF1_DATA_23 | MUX_PAD_CTRL(LCD_PAD_CTRL),
  207. MX6_PAD_LCD1_RESET__GPIO3_IO_27 | MUX_PAD_CTRL(NO_PAD_CTRL),
  208. /* Use GPIO for Brightness adjustment, duty cycle = period */
  209. MX6_PAD_SD1_DATA2__GPIO6_IO_4 | MUX_PAD_CTRL(NO_PAD_CTRL),
  210. };
  211. static int setup_lcd(void)
  212. {
  213. enable_lcdif_clock(LCDIF1_BASE_ADDR, 1);
  214. imx_iomux_v3_setup_multiple_pads(lcd_pads, ARRAY_SIZE(lcd_pads));
  215. /* Reset the LCD */
  216. gpio_request(IMX_GPIO_NR(3, 27), "lcd_rst");
  217. gpio_direction_output(IMX_GPIO_NR(3, 27) , 0);
  218. udelay(500);
  219. gpio_direction_output(IMX_GPIO_NR(3, 27) , 1);
  220. /* Set Brightness to high */
  221. gpio_request(IMX_GPIO_NR(6, 4), "lcd_bright");
  222. gpio_direction_output(IMX_GPIO_NR(6, 4) , 1);
  223. return 0;
  224. }
  225. #endif
  226. int board_init(void)
  227. {
  228. /* Address of boot parameters */
  229. gd->bd->bi_boot_params = PHYS_SDRAM + 0x100;
  230. /*
  231. * Because kernel set WDOG_B mux before pad with the common pinctrl
  232. * framwork now and wdog reset will be triggered once set WDOG_B mux
  233. * with default pad setting, we set pad setting here to workaround this.
  234. * Since imx_iomux_v3_setup_pad also set mux before pad setting, we set
  235. * as GPIO mux firstly here to workaround it.
  236. */
  237. imx_iomux_v3_setup_pad(wdog_b_pad);
  238. /* Active high for ncp692 */
  239. gpio_request(IMX_GPIO_NR(4, 16), "ncp692_en");
  240. gpio_direction_output(IMX_GPIO_NR(4, 16), 1);
  241. #ifdef CONFIG_FSL_QSPI
  242. board_qspi_init();
  243. #endif
  244. #ifdef CONFIG_VIDEO_MXS
  245. setup_lcd();
  246. #endif
  247. return 0;
  248. }
  249. static bool is_reva(void)
  250. {
  251. return (nxp_board_rev() == 1);
  252. }
  253. int board_late_init(void)
  254. {
  255. #ifdef CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
  256. if (is_reva())
  257. env_set("board_rev", "REVA");
  258. #endif
  259. return 0;
  260. }
  261. int checkboard(void)
  262. {
  263. #ifdef CONFIG_NXP_BOARD_REVISION
  264. printf("Board: MX6SX SABRE SDB rev%c\n", nxp_board_rev_string());
  265. #else
  266. puts("Board: MX6SX SABRE SDB");
  267. #endif
  268. return 0;
  269. }