mv_ddr_topology.c 9.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Copyright (C) Marvell International Ltd. and its affiliates
  4. */
  5. #include "ddr_ml_wrapper.h"
  6. #include "mv_ddr_plat.h"
  7. #include "mv_ddr_topology.h"
  8. #include "mv_ddr_common.h"
  9. #include "mv_ddr_spd.h"
  10. #include "ddr_topology_def.h"
  11. #include "ddr3_training_ip_db.h"
  12. #include "ddr3_training_ip.h"
  13. #include "mv_ddr_training_db.h"
  14. unsigned int mv_ddr_cl_calc(unsigned int taa_min, unsigned int tclk)
  15. {
  16. unsigned int cl = ceil_div(taa_min, tclk);
  17. return mv_ddr_spd_supported_cl_get(cl);
  18. }
  19. unsigned int mv_ddr_cwl_calc(unsigned int tclk)
  20. {
  21. unsigned int cwl;
  22. if (tclk >= 1250)
  23. cwl = 9;
  24. else if (tclk >= 1071)
  25. cwl = 10;
  26. else if (tclk >= 938)
  27. cwl = 11;
  28. else if (tclk >= 833)
  29. cwl = 12;
  30. else if (tclk >= 750)
  31. cwl = 14;
  32. else if (tclk >= 625)
  33. cwl = 16;
  34. else
  35. cwl = 0;
  36. return cwl;
  37. }
  38. int mv_ddr_topology_map_update(void)
  39. {
  40. struct mv_ddr_topology_map *tm = mv_ddr_topology_map_get();
  41. struct if_params *iface_params = &(tm->interface_params[0]);
  42. unsigned int octets_per_if_num = ddr3_tip_dev_attr_get(0, MV_ATTR_OCTET_PER_INTERFACE);
  43. enum mv_ddr_speed_bin speed_bin_index;
  44. enum mv_ddr_freq freq = MV_DDR_FREQ_LAST;
  45. unsigned int tclk;
  46. unsigned char val = 0;
  47. int i;
  48. if (iface_params->memory_freq == MV_DDR_FREQ_SAR)
  49. iface_params->memory_freq = mv_ddr_init_freq_get();
  50. if (tm->cfg_src == MV_DDR_CFG_SPD) {
  51. /* check dram device type */
  52. val = mv_ddr_spd_dev_type_get(&tm->spd_data);
  53. if (val != MV_DDR_SPD_DEV_TYPE_DDR4) {
  54. printf("mv_ddr: unsupported dram device type found\n");
  55. return -1;
  56. }
  57. /* update topology map with timing data */
  58. if (mv_ddr_spd_timing_calc(&tm->spd_data, tm->timing_data) > 0) {
  59. printf("mv_ddr: negative timing data found\n");
  60. return -1;
  61. }
  62. /* update device width in topology map */
  63. iface_params->bus_width = mv_ddr_spd_dev_width_get(&tm->spd_data);
  64. /* update die capacity in topology map */
  65. iface_params->memory_size = mv_ddr_spd_die_capacity_get(&tm->spd_data);
  66. /* update bus bit mask in topology map */
  67. tm->bus_act_mask = mv_ddr_bus_bit_mask_get();
  68. /* update cs bit mask in topology map */
  69. val = mv_ddr_spd_cs_bit_mask_get(&tm->spd_data);
  70. for (i = 0; i < octets_per_if_num; i++)
  71. iface_params->as_bus_params[i].cs_bitmask = val;
  72. /* check dram module type */
  73. val = mv_ddr_spd_module_type_get(&tm->spd_data);
  74. switch (val) {
  75. case MV_DDR_SPD_MODULE_TYPE_UDIMM:
  76. case MV_DDR_SPD_MODULE_TYPE_SO_DIMM:
  77. case MV_DDR_SPD_MODULE_TYPE_MINI_UDIMM:
  78. case MV_DDR_SPD_MODULE_TYPE_72BIT_SO_UDIMM:
  79. case MV_DDR_SPD_MODULE_TYPE_16BIT_SO_DIMM:
  80. case MV_DDR_SPD_MODULE_TYPE_32BIT_SO_DIMM:
  81. break;
  82. default:
  83. printf("mv_ddr: unsupported dram module type found\n");
  84. return -1;
  85. }
  86. /* update mirror bit mask in topology map */
  87. val = mv_ddr_spd_mem_mirror_get(&tm->spd_data);
  88. for (i = 0; i < octets_per_if_num; i++)
  89. iface_params->as_bus_params[i].mirror_enable_bitmask = val << 1;
  90. tclk = 1000000 / mv_ddr_freq_get(iface_params->memory_freq);
  91. /* update cas write latency (cwl) */
  92. val = mv_ddr_cwl_calc(tclk);
  93. if (val == 0) {
  94. printf("mv_ddr: unsupported cas write latency value found\n");
  95. return -1;
  96. }
  97. iface_params->cas_wl = val;
  98. /* update cas latency (cl) */
  99. mv_ddr_spd_supported_cls_calc(&tm->spd_data);
  100. val = mv_ddr_cl_calc(tm->timing_data[MV_DDR_TAA_MIN], tclk);
  101. if (val == 0) {
  102. printf("mv_ddr: unsupported cas latency value found\n");
  103. return -1;
  104. }
  105. iface_params->cas_l = val;
  106. } else if (tm->cfg_src == MV_DDR_CFG_DEFAULT) {
  107. /* set cas and cas-write latencies per speed bin, if they unset */
  108. speed_bin_index = iface_params->speed_bin_index;
  109. freq = iface_params->memory_freq;
  110. if (iface_params->cas_l == 0)
  111. iface_params->cas_l = mv_ddr_cl_val_get(speed_bin_index, freq);
  112. if (iface_params->cas_wl == 0)
  113. iface_params->cas_wl = mv_ddr_cwl_val_get(speed_bin_index, freq);
  114. }
  115. return 0;
  116. }
  117. unsigned short mv_ddr_bus_bit_mask_get(void)
  118. {
  119. unsigned short pri_and_ext_bus_width = 0x0;
  120. struct mv_ddr_topology_map *tm = mv_ddr_topology_map_get();
  121. unsigned int octets_per_if_num = ddr3_tip_dev_attr_get(0, MV_ATTR_OCTET_PER_INTERFACE);
  122. if (tm->cfg_src == MV_DDR_CFG_SPD) {
  123. if (tm->bus_act_mask == MV_DDR_32BIT_ECC_PUP8_BUS_MASK)
  124. tm->spd_data.byte_fields.byte_13.bit_fields.primary_bus_width = MV_DDR_PRI_BUS_WIDTH_32;
  125. enum mv_ddr_pri_bus_width pri_bus_width = mv_ddr_spd_pri_bus_width_get(&tm->spd_data);
  126. enum mv_ddr_bus_width_ext bus_width_ext = mv_ddr_spd_bus_width_ext_get(&tm->spd_data);
  127. switch (pri_bus_width) {
  128. case MV_DDR_PRI_BUS_WIDTH_16:
  129. pri_and_ext_bus_width = BUS_MASK_16BIT;
  130. break;
  131. case MV_DDR_PRI_BUS_WIDTH_32: /*each bit represents byte, so 0xf-is means 4 bytes-32 bit*/
  132. pri_and_ext_bus_width = BUS_MASK_32BIT;
  133. break;
  134. case MV_DDR_PRI_BUS_WIDTH_64:
  135. pri_and_ext_bus_width = MV_DDR_64BIT_BUS_MASK;
  136. break;
  137. default:
  138. pri_and_ext_bus_width = 0x0;
  139. }
  140. if (bus_width_ext == MV_DDR_BUS_WIDTH_EXT_8)
  141. pri_and_ext_bus_width |= 1 << (octets_per_if_num - 1);
  142. }
  143. return pri_and_ext_bus_width;
  144. }
  145. unsigned int mv_ddr_if_bus_width_get(void)
  146. {
  147. struct mv_ddr_topology_map *tm = mv_ddr_topology_map_get();
  148. unsigned int bus_width;
  149. switch (tm->bus_act_mask) {
  150. case BUS_MASK_16BIT:
  151. case BUS_MASK_16BIT_ECC:
  152. case BUS_MASK_16BIT_ECC_PUP3:
  153. bus_width = 16;
  154. break;
  155. case BUS_MASK_32BIT:
  156. case BUS_MASK_32BIT_ECC:
  157. case MV_DDR_32BIT_ECC_PUP8_BUS_MASK:
  158. bus_width = 32;
  159. break;
  160. case MV_DDR_64BIT_BUS_MASK:
  161. case MV_DDR_64BIT_ECC_PUP8_BUS_MASK:
  162. bus_width = 64;
  163. break;
  164. default:
  165. printf("mv_ddr: unsupported bus active mask parameter found\n");
  166. bus_width = 0;
  167. }
  168. return bus_width;
  169. }
  170. unsigned int mv_ddr_cs_num_get(void)
  171. {
  172. unsigned int cs_num = 0;
  173. unsigned int cs, sphy;
  174. struct mv_ddr_topology_map *tm = mv_ddr_topology_map_get();
  175. struct if_params *iface_params = &(tm->interface_params[0]);
  176. unsigned int sphy_max = ddr3_tip_dev_attr_get(0, MV_ATTR_OCTET_PER_INTERFACE);
  177. for (sphy = 0; sphy < sphy_max; sphy++) {
  178. VALIDATE_BUS_ACTIVE(tm->bus_act_mask, sphy);
  179. break;
  180. }
  181. for (cs = 0; cs < MAX_CS_NUM; cs++) {
  182. VALIDATE_ACTIVE(iface_params->as_bus_params[sphy].cs_bitmask, cs);
  183. cs_num++;
  184. }
  185. return cs_num;
  186. }
  187. int mv_ddr_is_ecc_ena(void)
  188. {
  189. struct mv_ddr_topology_map *tm = mv_ddr_topology_map_get();
  190. if (DDR3_IS_ECC_PUP4_MODE(tm->bus_act_mask) ||
  191. DDR3_IS_ECC_PUP3_MODE(tm->bus_act_mask) ||
  192. DDR3_IS_ECC_PUP8_MODE(tm->bus_act_mask))
  193. return 1;
  194. else
  195. return 0;
  196. }
  197. int mv_ddr_ck_delay_get(void)
  198. {
  199. struct mv_ddr_topology_map *tm = mv_ddr_topology_map_get();
  200. if (tm->ck_delay)
  201. return tm->ck_delay;
  202. return -1;
  203. }
  204. /* translate topology map definition to real memory size in bits */
  205. static unsigned int mem_size[] = {
  206. ADDR_SIZE_512MB,
  207. ADDR_SIZE_1GB,
  208. ADDR_SIZE_2GB,
  209. ADDR_SIZE_4GB,
  210. ADDR_SIZE_8GB,
  211. ADDR_SIZE_16GB
  212. /* TODO: add capacity up to 256GB */
  213. };
  214. unsigned long long mv_ddr_mem_sz_per_cs_get(void)
  215. {
  216. unsigned long long mem_sz_per_cs;
  217. unsigned int i, sphys, sphys_per_dunit;
  218. unsigned int sphy_max = ddr3_tip_dev_attr_get(0, MV_ATTR_OCTET_PER_INTERFACE);
  219. struct mv_ddr_topology_map *tm = mv_ddr_topology_map_get();
  220. struct if_params *iface_params = &(tm->interface_params[0]);
  221. /* calc number of active subphys excl. ecc one */
  222. for (i = 0, sphys = 0; i < sphy_max - 1; i++) {
  223. VALIDATE_BUS_ACTIVE(tm->bus_act_mask, i);
  224. sphys++;
  225. }
  226. /* calc number of subphys per ddr unit */
  227. if (iface_params->bus_width == MV_DDR_DEV_WIDTH_8BIT)
  228. sphys_per_dunit = MV_DDR_ONE_SPHY_PER_DUNIT;
  229. else if (iface_params->bus_width == MV_DDR_DEV_WIDTH_16BIT)
  230. sphys_per_dunit = MV_DDR_TWO_SPHY_PER_DUNIT;
  231. else {
  232. printf("mv_ddr: unsupported bus width type found\n");
  233. return 0;
  234. }
  235. /* calc dram size per cs */
  236. mem_sz_per_cs = (unsigned long long)mem_size[iface_params->memory_size] *
  237. (unsigned long long)sphys /
  238. (unsigned long long)sphys_per_dunit;
  239. return mem_sz_per_cs;
  240. }
  241. unsigned long long mv_ddr_mem_sz_get(void)
  242. {
  243. unsigned long long tot_mem_sz = 0;
  244. unsigned long long mem_sz_per_cs = 0;
  245. unsigned long long max_cs = mv_ddr_cs_num_get();
  246. mem_sz_per_cs = mv_ddr_mem_sz_per_cs_get();
  247. tot_mem_sz = max_cs * mem_sz_per_cs;
  248. return tot_mem_sz;
  249. }
  250. unsigned int mv_ddr_rtt_nom_get(void)
  251. {
  252. struct mv_ddr_topology_map *tm = mv_ddr_topology_map_get();
  253. unsigned int rtt_nom = tm->edata.mem_edata.rtt_nom;
  254. if (rtt_nom >= MV_DDR_RTT_NOM_PARK_RZQ_LAST) {
  255. printf("error: %s: unsupported rtt_nom parameter found\n", __func__);
  256. rtt_nom = PARAM_UNDEFINED;
  257. }
  258. return rtt_nom;
  259. }
  260. unsigned int mv_ddr_rtt_park_get(void)
  261. {
  262. struct mv_ddr_topology_map *tm = mv_ddr_topology_map_get();
  263. unsigned int cs_num = mv_ddr_cs_num_get();
  264. unsigned int rtt_park = MV_DDR_RTT_NOM_PARK_RZQ_LAST;
  265. if (cs_num > 0 && cs_num <= MAX_CS_NUM)
  266. rtt_park = tm->edata.mem_edata.rtt_park[cs_num - 1];
  267. if (rtt_park >= MV_DDR_RTT_NOM_PARK_RZQ_LAST) {
  268. printf("error: %s: unsupported rtt_park parameter found\n", __func__);
  269. rtt_park = PARAM_UNDEFINED;
  270. }
  271. return rtt_park;
  272. }
  273. unsigned int mv_ddr_rtt_wr_get(void)
  274. {
  275. struct mv_ddr_topology_map *tm = mv_ddr_topology_map_get();
  276. unsigned int cs_num = mv_ddr_cs_num_get();
  277. unsigned int rtt_wr = MV_DDR_RTT_WR_RZQ_LAST;
  278. if (cs_num > 0 && cs_num <= MAX_CS_NUM)
  279. rtt_wr = tm->edata.mem_edata.rtt_wr[cs_num - 1];
  280. if (rtt_wr >= MV_DDR_RTT_WR_RZQ_LAST) {
  281. printf("error: %s: unsupported rtt_wr parameter found\n", __func__);
  282. rtt_wr = PARAM_UNDEFINED;
  283. }
  284. return rtt_wr;
  285. }
  286. unsigned int mv_ddr_dic_get(void)
  287. {
  288. struct mv_ddr_topology_map *tm = mv_ddr_topology_map_get();
  289. unsigned int dic = tm->edata.mem_edata.dic;
  290. if (dic >= MV_DDR_DIC_RZQ_LAST) {
  291. printf("error: %s: unsupported dic parameter found\n", __func__);
  292. dic = PARAM_UNDEFINED;
  293. }
  294. return dic;
  295. }