mx6sxsabreauto.c 8.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright (C) 2014 Freescale Semiconductor, Inc.
  4. *
  5. * Author: Ye Li <ye.li@nxp.com>
  6. */
  7. #include <init.h>
  8. #include <asm/arch/clock.h>
  9. #include <asm/arch/crm_regs.h>
  10. #include <asm/arch/iomux.h>
  11. #include <asm/arch/imx-regs.h>
  12. #include <asm/arch/mx6-pins.h>
  13. #include <asm/arch/sys_proto.h>
  14. #include <asm/gpio.h>
  15. #include <asm/mach-imx/iomux-v3.h>
  16. #include <asm/mach-imx/boot_mode.h>
  17. #include <asm/io.h>
  18. #include <linux/sizes.h>
  19. #include <common.h>
  20. #include <fsl_esdhc_imx.h>
  21. #include <miiphy.h>
  22. #include <netdev.h>
  23. #include <power/pmic.h>
  24. #include <power/pfuze100_pmic.h>
  25. #include "../common/pfuze.h"
  26. #include <usb.h>
  27. #include <usb/ehci-ci.h>
  28. #include <pca953x.h>
  29. DECLARE_GLOBAL_DATA_PTR;
  30. #define UART_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
  31. PAD_CTL_PUS_100K_UP | PAD_CTL_SPEED_MED | \
  32. PAD_CTL_DSE_40ohm | PAD_CTL_SRE_FAST | PAD_CTL_HYS)
  33. #define ENET_PAD_CTRL (PAD_CTL_PUS_100K_UP | PAD_CTL_PUE | \
  34. PAD_CTL_SPEED_HIGH | \
  35. PAD_CTL_DSE_48ohm | PAD_CTL_SRE_FAST)
  36. #define ENET_CLK_PAD_CTRL (PAD_CTL_SPEED_MED | \
  37. PAD_CTL_DSE_120ohm | PAD_CTL_SRE_FAST)
  38. #define ENET_RX_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
  39. PAD_CTL_SPEED_HIGH | PAD_CTL_SRE_FAST)
  40. #define GPMI_PAD_CTRL0 (PAD_CTL_PKE | PAD_CTL_PUE | PAD_CTL_PUS_100K_UP)
  41. #define GPMI_PAD_CTRL1 (PAD_CTL_DSE_40ohm | PAD_CTL_SPEED_MED | \
  42. PAD_CTL_SRE_FAST)
  43. #define GPMI_PAD_CTRL2 (GPMI_PAD_CTRL0 | GPMI_PAD_CTRL1)
  44. int dram_init(void)
  45. {
  46. gd->ram_size = imx_ddr_size();
  47. return 0;
  48. }
  49. static iomux_v3_cfg_t const uart1_pads[] = {
  50. MX6_PAD_GPIO1_IO04__UART1_TX | MUX_PAD_CTRL(UART_PAD_CTRL),
  51. MX6_PAD_GPIO1_IO05__UART1_RX | MUX_PAD_CTRL(UART_PAD_CTRL),
  52. };
  53. static iomux_v3_cfg_t const fec2_pads[] = {
  54. MX6_PAD_ENET1_MDC__ENET2_MDC | MUX_PAD_CTRL(ENET_PAD_CTRL),
  55. MX6_PAD_ENET1_MDIO__ENET2_MDIO | MUX_PAD_CTRL(ENET_PAD_CTRL),
  56. MX6_PAD_RGMII2_RX_CTL__ENET2_RX_EN | MUX_PAD_CTRL(ENET_RX_PAD_CTRL),
  57. MX6_PAD_RGMII2_RD0__ENET2_RX_DATA_0 | MUX_PAD_CTRL(ENET_RX_PAD_CTRL),
  58. MX6_PAD_RGMII2_RD1__ENET2_RX_DATA_1 | MUX_PAD_CTRL(ENET_RX_PAD_CTRL),
  59. MX6_PAD_RGMII2_RD2__ENET2_RX_DATA_2 | MUX_PAD_CTRL(ENET_RX_PAD_CTRL),
  60. MX6_PAD_RGMII2_RD3__ENET2_RX_DATA_3 | MUX_PAD_CTRL(ENET_RX_PAD_CTRL),
  61. MX6_PAD_RGMII2_RXC__ENET2_RX_CLK | MUX_PAD_CTRL(ENET_RX_PAD_CTRL),
  62. MX6_PAD_RGMII2_TX_CTL__ENET2_TX_EN | MUX_PAD_CTRL(ENET_PAD_CTRL),
  63. MX6_PAD_RGMII2_TD0__ENET2_TX_DATA_0 | MUX_PAD_CTRL(ENET_PAD_CTRL),
  64. MX6_PAD_RGMII2_TD1__ENET2_TX_DATA_1 | MUX_PAD_CTRL(ENET_PAD_CTRL),
  65. MX6_PAD_RGMII2_TD2__ENET2_TX_DATA_2 | MUX_PAD_CTRL(ENET_PAD_CTRL),
  66. MX6_PAD_RGMII2_TD3__ENET2_TX_DATA_3 | MUX_PAD_CTRL(ENET_PAD_CTRL),
  67. MX6_PAD_RGMII2_TXC__ENET2_RGMII_TXC | MUX_PAD_CTRL(ENET_PAD_CTRL),
  68. };
  69. static void setup_iomux_uart(void)
  70. {
  71. imx_iomux_v3_setup_multiple_pads(uart1_pads, ARRAY_SIZE(uart1_pads));
  72. }
  73. static int setup_fec(void)
  74. {
  75. struct iomuxc *iomuxc_regs = (struct iomuxc *)IOMUXC_BASE_ADDR;
  76. /* Use 125MHz anatop loopback REF_CLK1 for ENET2 */
  77. clrsetbits_le32(&iomuxc_regs->gpr[1], IOMUX_GPR1_FEC2_MASK, 0);
  78. return enable_fec_anatop_clock(1, ENET_125MHZ);
  79. }
  80. int board_eth_init(bd_t *bis)
  81. {
  82. int ret;
  83. imx_iomux_v3_setup_multiple_pads(fec2_pads, ARRAY_SIZE(fec2_pads));
  84. setup_fec();
  85. ret = fecmxc_initialize_multi(bis, 1,
  86. CONFIG_FEC_MXC_PHYADDR, IMX_FEC_BASE);
  87. if (ret)
  88. printf("FEC%d MXC: %s:failed\n", 1, __func__);
  89. return ret;
  90. }
  91. int board_phy_config(struct phy_device *phydev)
  92. {
  93. /*
  94. * Enable 1.8V(SEL_1P5_1P8_POS_REG) on
  95. * Phy control debug reg 0
  96. */
  97. phy_write(phydev, MDIO_DEVAD_NONE, 0x1d, 0x1f);
  98. phy_write(phydev, MDIO_DEVAD_NONE, 0x1e, 0x8);
  99. /* rgmii tx clock delay enable */
  100. phy_write(phydev, MDIO_DEVAD_NONE, 0x1d, 0x05);
  101. phy_write(phydev, MDIO_DEVAD_NONE, 0x1e, 0x100);
  102. if (phydev->drv->config)
  103. phydev->drv->config(phydev);
  104. return 0;
  105. }
  106. int power_init_board(void)
  107. {
  108. struct udevice *dev;
  109. int ret;
  110. u32 dev_id, rev_id, i;
  111. u32 switch_num = 6;
  112. u32 offset = PFUZE100_SW1CMODE;
  113. ret = pmic_get("pfuze100", &dev);
  114. if (ret == -ENODEV)
  115. return 0;
  116. if (ret != 0)
  117. return ret;
  118. dev_id = pmic_reg_read(dev, PFUZE100_DEVICEID);
  119. rev_id = pmic_reg_read(dev, PFUZE100_REVID);
  120. printf("PMIC: PFUZE100! DEV_ID=0x%x REV_ID=0x%x\n", dev_id, rev_id);
  121. /* Init mode to APS_PFM */
  122. pmic_reg_write(dev, PFUZE100_SW1ABMODE, APS_PFM);
  123. for (i = 0; i < switch_num - 1; i++)
  124. pmic_reg_write(dev, offset + i * SWITCH_SIZE, APS_PFM);
  125. /* set SW1AB staby volatage 0.975V */
  126. pmic_clrsetbits(dev, PFUZE100_SW1ABSTBY, 0x3f, 0x1b);
  127. /* set SW1AB/VDDARM step ramp up time from 16us to 4us/25mV */
  128. pmic_clrsetbits(dev, PFUZE100_SW1ABCONF, 0xc0, 0x40);
  129. /* set SW1C staby volatage 1.10V */
  130. pmic_clrsetbits(dev, PFUZE100_SW1CSTBY, 0x3f, 0x20);
  131. /* set SW1C/VDDSOC step ramp up time to from 16us to 4us/25mV */
  132. pmic_clrsetbits(dev, PFUZE100_SW1CCONF, 0xc0, 0x40);
  133. return 0;
  134. }
  135. #ifdef CONFIG_USB_EHCI_MX6
  136. #define USB_OTHERREGS_OFFSET 0x800
  137. #define UCTRL_PWR_POL (1 << 9)
  138. static iomux_v3_cfg_t const usb_otg_pads[] = {
  139. /* OGT1 */
  140. MX6_PAD_GPIO1_IO09__USB_OTG1_PWR | MUX_PAD_CTRL(NO_PAD_CTRL),
  141. MX6_PAD_GPIO1_IO10__ANATOP_OTG1_ID | MUX_PAD_CTRL(NO_PAD_CTRL),
  142. /* OTG2 */
  143. MX6_PAD_GPIO1_IO12__USB_OTG2_PWR | MUX_PAD_CTRL(NO_PAD_CTRL)
  144. };
  145. static void setup_usb(void)
  146. {
  147. imx_iomux_v3_setup_multiple_pads(usb_otg_pads,
  148. ARRAY_SIZE(usb_otg_pads));
  149. }
  150. int board_usb_phy_mode(int port)
  151. {
  152. if (port == 1)
  153. return USB_INIT_HOST;
  154. else
  155. return usb_phy_mode(port);
  156. }
  157. int board_ehci_hcd_init(int port)
  158. {
  159. u32 *usbnc_usb_ctrl;
  160. if (port > 1)
  161. return -EINVAL;
  162. usbnc_usb_ctrl = (u32 *)(USB_BASE_ADDR + USB_OTHERREGS_OFFSET +
  163. port * 4);
  164. /* Set Power polarity */
  165. setbits_le32(usbnc_usb_ctrl, UCTRL_PWR_POL);
  166. return 0;
  167. }
  168. #endif
  169. int board_early_init_f(void)
  170. {
  171. setup_iomux_uart();
  172. return 0;
  173. }
  174. #ifdef CONFIG_FSL_QSPI
  175. int board_qspi_init(void)
  176. {
  177. /* Set the clock */
  178. enable_qspi_clk(0);
  179. return 0;
  180. }
  181. #endif
  182. #ifdef CONFIG_NAND_MXS
  183. iomux_v3_cfg_t gpmi_pads[] = {
  184. MX6_PAD_NAND_CLE__RAWNAND_CLE | MUX_PAD_CTRL(GPMI_PAD_CTRL2),
  185. MX6_PAD_NAND_ALE__RAWNAND_ALE | MUX_PAD_CTRL(GPMI_PAD_CTRL2),
  186. MX6_PAD_NAND_WP_B__RAWNAND_WP_B | MUX_PAD_CTRL(GPMI_PAD_CTRL2),
  187. MX6_PAD_NAND_READY_B__RAWNAND_READY_B | MUX_PAD_CTRL(GPMI_PAD_CTRL0),
  188. MX6_PAD_NAND_CE0_B__RAWNAND_CE0_B | MUX_PAD_CTRL(GPMI_PAD_CTRL2),
  189. MX6_PAD_NAND_RE_B__RAWNAND_RE_B | MUX_PAD_CTRL(GPMI_PAD_CTRL2),
  190. MX6_PAD_NAND_WE_B__RAWNAND_WE_B | MUX_PAD_CTRL(GPMI_PAD_CTRL2),
  191. MX6_PAD_NAND_DATA00__RAWNAND_DATA00 | MUX_PAD_CTRL(GPMI_PAD_CTRL2),
  192. MX6_PAD_NAND_DATA01__RAWNAND_DATA01 | MUX_PAD_CTRL(GPMI_PAD_CTRL2),
  193. MX6_PAD_NAND_DATA02__RAWNAND_DATA02 | MUX_PAD_CTRL(GPMI_PAD_CTRL2),
  194. MX6_PAD_NAND_DATA03__RAWNAND_DATA03 | MUX_PAD_CTRL(GPMI_PAD_CTRL2),
  195. MX6_PAD_NAND_DATA04__RAWNAND_DATA04 | MUX_PAD_CTRL(GPMI_PAD_CTRL2),
  196. MX6_PAD_NAND_DATA05__RAWNAND_DATA05 | MUX_PAD_CTRL(GPMI_PAD_CTRL2),
  197. MX6_PAD_NAND_DATA06__RAWNAND_DATA06 | MUX_PAD_CTRL(GPMI_PAD_CTRL2),
  198. MX6_PAD_NAND_DATA07__RAWNAND_DATA07 | MUX_PAD_CTRL(GPMI_PAD_CTRL2),
  199. };
  200. static void setup_gpmi_nand(void)
  201. {
  202. struct mxc_ccm_reg *mxc_ccm = (struct mxc_ccm_reg *)CCM_BASE_ADDR;
  203. /* config gpmi nand iomux */
  204. imx_iomux_v3_setup_multiple_pads(gpmi_pads, ARRAY_SIZE(gpmi_pads));
  205. setup_gpmi_io_clk((MXC_CCM_CS2CDR_QSPI2_CLK_PODF(0) |
  206. MXC_CCM_CS2CDR_QSPI2_CLK_PRED(3) |
  207. MXC_CCM_CS2CDR_QSPI2_CLK_SEL(3)));
  208. /* enable apbh clock gating */
  209. setbits_le32(&mxc_ccm->CCGR0, MXC_CCM_CCGR0_APBHDMA_MASK);
  210. }
  211. #endif
  212. int board_init(void)
  213. {
  214. struct gpio_desc desc;
  215. int ret;
  216. /* Address of boot parameters */
  217. gd->bd->bi_boot_params = PHYS_SDRAM + 0x100;
  218. ret = dm_gpio_lookup_name("gpio@30_4", &desc);
  219. if (ret)
  220. return ret;
  221. ret = dm_gpio_request(&desc, "cpu_per_rst_b");
  222. if (ret)
  223. return ret;
  224. /* Reset CPU_PER_RST_B signal for enet phy and PCIE */
  225. dm_gpio_set_dir_flags(&desc, GPIOD_IS_OUT);
  226. udelay(500);
  227. dm_gpio_set_value(&desc, 1);
  228. ret = dm_gpio_lookup_name("gpio@32_2", &desc);
  229. if (ret)
  230. return ret;
  231. ret = dm_gpio_request(&desc, "steer_enet");
  232. if (ret)
  233. return ret;
  234. dm_gpio_set_dir_flags(&desc, GPIOD_IS_OUT);
  235. udelay(500);
  236. /* Set steering signal to L for selecting B0 */
  237. dm_gpio_set_value(&desc, 0);
  238. #ifdef CONFIG_USB_EHCI_MX6
  239. setup_usb();
  240. #endif
  241. #ifdef CONFIG_FSL_QSPI
  242. board_qspi_init();
  243. #endif
  244. #ifdef CONFIG_NAND_MXS
  245. setup_gpmi_nand();
  246. #endif
  247. return 0;
  248. }
  249. #ifdef CONFIG_CMD_BMODE
  250. static const struct boot_mode board_boot_modes[] = {
  251. {"sda", MAKE_CFGVAL(0x42, 0x30, 0x00, 0x00)},
  252. {"sdb", MAKE_CFGVAL(0x40, 0x38, 0x00, 0x00)},
  253. {"qspi1", MAKE_CFGVAL(0x10, 0x00, 0x00, 0x00)},
  254. {"nand", MAKE_CFGVAL(0x82, 0x00, 0x00, 0x00)},
  255. {NULL, 0},
  256. };
  257. #endif
  258. int board_late_init(void)
  259. {
  260. #ifdef CONFIG_CMD_BMODE
  261. add_board_boot_modes(board_boot_modes);
  262. #endif
  263. return 0;
  264. }
  265. int checkboard(void)
  266. {
  267. puts("Board: MX6SX SABRE AUTO\n");
  268. return 0;
  269. }