cgtqmx6eval.c 29 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright (C) 2010-2011 Freescale Semiconductor, Inc.
  4. * Based on mx6qsabrelite.c file
  5. * Copyright (C) 2013, Adeneo Embedded <www.adeneo-embedded.com>
  6. * Leo Sartre, <lsartre@adeneo-embedded.com>
  7. */
  8. #include <common.h>
  9. #include <init.h>
  10. #include <asm/io.h>
  11. #include <asm/arch/clock.h>
  12. #include <asm/arch/imx-regs.h>
  13. #include <asm/arch/iomux.h>
  14. #include <asm/arch/mx6-pins.h>
  15. #include <asm/gpio.h>
  16. #include <asm/mach-imx/iomux-v3.h>
  17. #include <asm/mach-imx/sata.h>
  18. #include <asm/mach-imx/boot_mode.h>
  19. #include <asm/mach-imx/mxc_i2c.h>
  20. #include <asm/arch/sys_proto.h>
  21. #include <asm/arch/mxc_hdmi.h>
  22. #include <asm/arch/crm_regs.h>
  23. #include <env.h>
  24. #include <mmc.h>
  25. #include <fsl_esdhc_imx.h>
  26. #include <i2c.h>
  27. #include <input.h>
  28. #include <power/pmic.h>
  29. #include <power/pfuze100_pmic.h>
  30. #include <linux/fb.h>
  31. #include <ipu_pixfmt.h>
  32. #include <malloc.h>
  33. #include <miiphy.h>
  34. #include <netdev.h>
  35. #include <micrel.h>
  36. #include <spi_flash.h>
  37. #include <spi.h>
  38. DECLARE_GLOBAL_DATA_PTR;
  39. #define UART_PAD_CTRL (PAD_CTL_PUS_100K_UP | PAD_CTL_SPEED_MED |\
  40. PAD_CTL_DSE_40ohm | PAD_CTL_SRE_FAST | PAD_CTL_HYS)
  41. #define USDHC_PAD_CTRL (PAD_CTL_PUS_47K_UP | PAD_CTL_SPEED_LOW |\
  42. PAD_CTL_DSE_80ohm | PAD_CTL_SRE_FAST | PAD_CTL_HYS)
  43. #define I2C_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
  44. PAD_CTL_PUS_100K_UP | PAD_CTL_SPEED_MED | \
  45. PAD_CTL_DSE_40ohm | PAD_CTL_HYS | \
  46. PAD_CTL_ODE | PAD_CTL_SRE_FAST)
  47. #define SPI_PAD_CTRL (PAD_CTL_HYS | \
  48. PAD_CTL_SPEED_MED | \
  49. PAD_CTL_DSE_40ohm | PAD_CTL_SRE_FAST)
  50. #define MX6Q_QMX6_PFUZE_MUX IMX_GPIO_NR(6, 9)
  51. #define ENET_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
  52. PAD_CTL_PUS_100K_UP | PAD_CTL_SPEED_MED | \
  53. PAD_CTL_DSE_40ohm | PAD_CTL_HYS)
  54. int dram_init(void)
  55. {
  56. gd->ram_size = imx_ddr_size();
  57. return 0;
  58. }
  59. static iomux_v3_cfg_t const uart2_pads[] = {
  60. IOMUX_PADS(PAD_EIM_D26__UART2_TX_DATA | MUX_PAD_CTRL(UART_PAD_CTRL)),
  61. IOMUX_PADS(PAD_EIM_D27__UART2_RX_DATA | MUX_PAD_CTRL(UART_PAD_CTRL)),
  62. };
  63. #ifndef CONFIG_SPL_BUILD
  64. static iomux_v3_cfg_t const usdhc2_pads[] = {
  65. IOMUX_PADS(PAD_SD2_CLK__SD2_CLK | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  66. IOMUX_PADS(PAD_SD2_CMD__SD2_CMD | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  67. IOMUX_PADS(PAD_SD2_DAT0__SD2_DATA0 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  68. IOMUX_PADS(PAD_SD2_DAT1__SD2_DATA1 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  69. IOMUX_PADS(PAD_SD2_DAT2__SD2_DATA2 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  70. IOMUX_PADS(PAD_SD2_DAT3__SD2_DATA3 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  71. IOMUX_PADS(PAD_GPIO_4__GPIO1_IO04 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  72. };
  73. static iomux_v3_cfg_t const usdhc3_pads[] = {
  74. IOMUX_PADS(PAD_SD3_CLK__SD3_CLK | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  75. IOMUX_PADS(PAD_SD3_CMD__SD3_CMD | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  76. IOMUX_PADS(PAD_SD3_DAT0__SD3_DATA0 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  77. IOMUX_PADS(PAD_SD3_DAT1__SD3_DATA1 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  78. IOMUX_PADS(PAD_SD3_DAT2__SD3_DATA2 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  79. IOMUX_PADS(PAD_SD3_DAT3__SD3_DATA3 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  80. IOMUX_PADS(PAD_SD3_DAT4__SD3_DATA4 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  81. IOMUX_PADS(PAD_SD3_DAT5__SD3_DATA5 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  82. IOMUX_PADS(PAD_SD3_DAT6__SD3_DATA6 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  83. IOMUX_PADS(PAD_SD3_DAT7__SD3_DATA7 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  84. IOMUX_PADS(PAD_SD3_RST__SD3_RESET | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  85. };
  86. #endif
  87. static iomux_v3_cfg_t const usdhc4_pads[] = {
  88. IOMUX_PADS(PAD_SD4_CLK__SD4_CLK | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  89. IOMUX_PADS(PAD_SD4_CMD__SD4_CMD | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  90. IOMUX_PADS(PAD_SD4_DAT0__SD4_DATA0 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  91. IOMUX_PADS(PAD_SD4_DAT1__SD4_DATA1 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  92. IOMUX_PADS(PAD_SD4_DAT2__SD4_DATA2 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  93. IOMUX_PADS(PAD_SD4_DAT3__SD4_DATA3 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  94. IOMUX_PADS(PAD_SD4_DAT4__SD4_DATA4 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  95. IOMUX_PADS(PAD_SD4_DAT5__SD4_DATA5 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  96. IOMUX_PADS(PAD_SD4_DAT6__SD4_DATA6 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  97. IOMUX_PADS(PAD_SD4_DAT7__SD4_DATA7 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  98. IOMUX_PADS(PAD_NANDF_D6__GPIO2_IO06 | MUX_PAD_CTRL(NO_PAD_CTRL)),
  99. };
  100. static iomux_v3_cfg_t const usb_otg_pads[] = {
  101. IOMUX_PADS(PAD_EIM_D22__USB_OTG_PWR | MUX_PAD_CTRL(NO_PAD_CTRL)),
  102. IOMUX_PADS(PAD_GPIO_1__USB_OTG_ID | MUX_PAD_CTRL(NO_PAD_CTRL)),
  103. };
  104. static iomux_v3_cfg_t enet_pads_ksz9031[] = {
  105. IOMUX_PADS(PAD_ENET_MDIO__ENET_MDIO | MUX_PAD_CTRL(ENET_PAD_CTRL)),
  106. IOMUX_PADS(PAD_ENET_MDC__ENET_MDC | MUX_PAD_CTRL(ENET_PAD_CTRL)),
  107. IOMUX_PADS(PAD_RGMII_TXC__RGMII_TXC | MUX_PAD_CTRL(ENET_PAD_CTRL)),
  108. IOMUX_PADS(PAD_RGMII_TD0__RGMII_TD0 | MUX_PAD_CTRL(ENET_PAD_CTRL)),
  109. IOMUX_PADS(PAD_RGMII_TD1__RGMII_TD1 | MUX_PAD_CTRL(ENET_PAD_CTRL)),
  110. IOMUX_PADS(PAD_RGMII_TD2__RGMII_TD2 | MUX_PAD_CTRL(ENET_PAD_CTRL)),
  111. IOMUX_PADS(PAD_RGMII_TD3__RGMII_TD3 | MUX_PAD_CTRL(ENET_PAD_CTRL)),
  112. IOMUX_PADS(PAD_RGMII_TX_CTL__RGMII_TX_CTL | MUX_PAD_CTRL(ENET_PAD_CTRL)),
  113. IOMUX_PADS(PAD_ENET_REF_CLK__ENET_TX_CLK | MUX_PAD_CTRL(ENET_PAD_CTRL)),
  114. IOMUX_PADS(PAD_RGMII_RXC__GPIO6_IO30 | MUX_PAD_CTRL(NO_PAD_CTRL)),
  115. IOMUX_PADS(PAD_RGMII_RD0__GPIO6_IO25 | MUX_PAD_CTRL(NO_PAD_CTRL)),
  116. IOMUX_PADS(PAD_RGMII_RD1__GPIO6_IO27 | MUX_PAD_CTRL(NO_PAD_CTRL)),
  117. IOMUX_PADS(PAD_RGMII_RD2__GPIO6_IO28 | MUX_PAD_CTRL(NO_PAD_CTRL)),
  118. IOMUX_PADS(PAD_RGMII_RD3__GPIO6_IO29 | MUX_PAD_CTRL(NO_PAD_CTRL)),
  119. IOMUX_PADS(PAD_RGMII_RX_CTL__GPIO6_IO24 | MUX_PAD_CTRL(NO_PAD_CTRL)),
  120. };
  121. static iomux_v3_cfg_t enet_pads_final_ksz9031[] = {
  122. IOMUX_PADS(PAD_RGMII_RXC__RGMII_RXC | MUX_PAD_CTRL(ENET_PAD_CTRL)),
  123. IOMUX_PADS(PAD_RGMII_RD0__RGMII_RD0 | MUX_PAD_CTRL(ENET_PAD_CTRL)),
  124. IOMUX_PADS(PAD_RGMII_RD1__RGMII_RD1 | MUX_PAD_CTRL(ENET_PAD_CTRL)),
  125. IOMUX_PADS(PAD_RGMII_RD2__RGMII_RD2 | MUX_PAD_CTRL(ENET_PAD_CTRL)),
  126. IOMUX_PADS(PAD_RGMII_RD3__RGMII_RD3 | MUX_PAD_CTRL(ENET_PAD_CTRL)),
  127. IOMUX_PADS(PAD_RGMII_RX_CTL__RGMII_RX_CTL | MUX_PAD_CTRL(ENET_PAD_CTRL)),
  128. };
  129. static iomux_v3_cfg_t enet_pads_ar8035[] = {
  130. IOMUX_PADS(PAD_ENET_MDIO__ENET_MDIO | MUX_PAD_CTRL(ENET_PAD_CTRL)),
  131. IOMUX_PADS(PAD_ENET_MDC__ENET_MDC | MUX_PAD_CTRL(ENET_PAD_CTRL)),
  132. IOMUX_PADS(PAD_RGMII_TXC__RGMII_TXC | MUX_PAD_CTRL(ENET_PAD_CTRL)),
  133. IOMUX_PADS(PAD_RGMII_TD0__RGMII_TD0 | MUX_PAD_CTRL(ENET_PAD_CTRL)),
  134. IOMUX_PADS(PAD_RGMII_TD1__RGMII_TD1 | MUX_PAD_CTRL(ENET_PAD_CTRL)),
  135. IOMUX_PADS(PAD_RGMII_TD2__RGMII_TD2 | MUX_PAD_CTRL(ENET_PAD_CTRL)),
  136. IOMUX_PADS(PAD_RGMII_TD3__RGMII_TD3 | MUX_PAD_CTRL(ENET_PAD_CTRL)),
  137. IOMUX_PADS(PAD_RGMII_TX_CTL__RGMII_TX_CTL | MUX_PAD_CTRL(ENET_PAD_CTRL)),
  138. IOMUX_PADS(PAD_ENET_REF_CLK__ENET_TX_CLK | MUX_PAD_CTRL(ENET_PAD_CTRL)),
  139. IOMUX_PADS(PAD_RGMII_RXC__RGMII_RXC | MUX_PAD_CTRL(ENET_PAD_CTRL)),
  140. IOMUX_PADS(PAD_RGMII_RD0__RGMII_RD0 | MUX_PAD_CTRL(ENET_PAD_CTRL)),
  141. IOMUX_PADS(PAD_RGMII_RD1__RGMII_RD1 | MUX_PAD_CTRL(ENET_PAD_CTRL)),
  142. IOMUX_PADS(PAD_RGMII_RD2__RGMII_RD2 | MUX_PAD_CTRL(ENET_PAD_CTRL)),
  143. IOMUX_PADS(PAD_RGMII_RD3__RGMII_RD3 | MUX_PAD_CTRL(ENET_PAD_CTRL)),
  144. IOMUX_PADS(PAD_RGMII_RX_CTL__RGMII_RX_CTL | MUX_PAD_CTRL(ENET_PAD_CTRL)),
  145. };
  146. static iomux_v3_cfg_t const ecspi1_pads[] = {
  147. IOMUX_PADS(PAD_EIM_D16__ECSPI1_SCLK | MUX_PAD_CTRL(SPI_PAD_CTRL)),
  148. IOMUX_PADS(PAD_EIM_D17__ECSPI1_MISO | MUX_PAD_CTRL(SPI_PAD_CTRL)),
  149. IOMUX_PADS(PAD_EIM_D18__ECSPI1_MOSI | MUX_PAD_CTRL(SPI_PAD_CTRL)),
  150. IOMUX_PADS(PAD_EIM_D19__GPIO3_IO19 | MUX_PAD_CTRL(NO_PAD_CTRL)),
  151. };
  152. #define PC MUX_PAD_CTRL(I2C_PAD_CTRL)
  153. struct i2c_pads_info mx6q_i2c_pad_info1 = {
  154. .scl = {
  155. .i2c_mode = MX6Q_PAD_KEY_COL3__I2C2_SCL | PC,
  156. .gpio_mode = MX6Q_PAD_KEY_COL3__GPIO4_IO12 | PC,
  157. .gp = IMX_GPIO_NR(4, 12)
  158. },
  159. .sda = {
  160. .i2c_mode = MX6Q_PAD_KEY_ROW3__I2C2_SDA | PC,
  161. .gpio_mode = MX6Q_PAD_KEY_ROW3__GPIO4_IO13 | PC,
  162. .gp = IMX_GPIO_NR(4, 13)
  163. }
  164. };
  165. struct i2c_pads_info mx6dl_i2c_pad_info1 = {
  166. .scl = {
  167. .i2c_mode = MX6DL_PAD_KEY_COL3__I2C2_SCL | PC,
  168. .gpio_mode = MX6DL_PAD_KEY_COL3__GPIO4_IO12 | PC,
  169. .gp = IMX_GPIO_NR(4, 12)
  170. },
  171. .sda = {
  172. .i2c_mode = MX6DL_PAD_KEY_ROW3__I2C2_SDA | PC,
  173. .gpio_mode = MX6DL_PAD_KEY_ROW3__GPIO4_IO13 | PC,
  174. .gp = IMX_GPIO_NR(4, 13)
  175. }
  176. };
  177. #define I2C_PMIC 1 /* I2C2 port is used to connect to the PMIC */
  178. struct interface_level {
  179. char *name;
  180. uchar value;
  181. };
  182. static struct interface_level mipi_levels[] = {
  183. {"0V0", 0x00},
  184. {"2V5", 0x17},
  185. };
  186. /* setup board specific PMIC */
  187. int power_init_board(void)
  188. {
  189. struct pmic *p;
  190. u32 id1, id2, i;
  191. int ret;
  192. char const *lv_mipi;
  193. /* configure I2C multiplexer */
  194. gpio_direction_output(MX6Q_QMX6_PFUZE_MUX, 1);
  195. power_pfuze100_init(I2C_PMIC);
  196. p = pmic_get("PFUZE100");
  197. if (!p)
  198. return -EINVAL;
  199. ret = pmic_probe(p);
  200. if (ret)
  201. return ret;
  202. pmic_reg_read(p, PFUZE100_DEVICEID, &id1);
  203. pmic_reg_read(p, PFUZE100_REVID, &id2);
  204. printf("PFUZE100 Rev. [%02x/%02x] detected\n", id1, id2);
  205. if (id2 >= 0x20)
  206. return 0;
  207. /* set level of MIPI if specified */
  208. lv_mipi = env_get("lv_mipi");
  209. if (lv_mipi)
  210. return 0;
  211. for (i = 0; i < ARRAY_SIZE(mipi_levels); i++) {
  212. if (!strcmp(mipi_levels[i].name, lv_mipi)) {
  213. printf("set MIPI level %s\n", mipi_levels[i].name);
  214. ret = pmic_reg_write(p, PFUZE100_VGEN4VOL,
  215. mipi_levels[i].value);
  216. if (ret)
  217. return ret;
  218. }
  219. }
  220. return 0;
  221. }
  222. int board_eth_init(bd_t *bis)
  223. {
  224. struct phy_device *phydev;
  225. struct mii_dev *bus;
  226. unsigned short id1, id2;
  227. int ret;
  228. /* check whether KSZ9031 or AR8035 has to be configured */
  229. SETUP_IOMUX_PADS(enet_pads_ar8035);
  230. /* phy reset */
  231. gpio_direction_output(IMX_GPIO_NR(3, 23), 0);
  232. udelay(2000);
  233. gpio_set_value(IMX_GPIO_NR(3, 23), 1);
  234. udelay(500);
  235. bus = fec_get_miibus(IMX_FEC_BASE, -1);
  236. if (!bus)
  237. return -EINVAL;
  238. phydev = phy_find_by_mask(bus, (0xf << 4), PHY_INTERFACE_MODE_RGMII);
  239. if (!phydev) {
  240. printf("Error: phy device not found.\n");
  241. ret = -ENODEV;
  242. goto free_bus;
  243. }
  244. /* get the PHY id */
  245. id1 = phy_read(phydev, MDIO_DEVAD_NONE, 2);
  246. id2 = phy_read(phydev, MDIO_DEVAD_NONE, 3);
  247. if ((id1 == 0x22) && ((id2 & 0xFFF0) == 0x1620)) {
  248. /* re-configure for Micrel KSZ9031 */
  249. printf("configure Micrel KSZ9031 Ethernet Phy at address %d\n",
  250. phydev->addr);
  251. /* phy reset: gpio3-23 */
  252. gpio_set_value(IMX_GPIO_NR(3, 23), 0);
  253. gpio_set_value(IMX_GPIO_NR(6, 30), (phydev->addr >> 2));
  254. gpio_set_value(IMX_GPIO_NR(6, 25), 1);
  255. gpio_set_value(IMX_GPIO_NR(6, 27), 1);
  256. gpio_set_value(IMX_GPIO_NR(6, 28), 1);
  257. gpio_set_value(IMX_GPIO_NR(6, 29), 1);
  258. SETUP_IOMUX_PADS(enet_pads_ksz9031);
  259. gpio_set_value(IMX_GPIO_NR(6, 24), 1);
  260. udelay(500);
  261. gpio_set_value(IMX_GPIO_NR(3, 23), 1);
  262. SETUP_IOMUX_PADS(enet_pads_final_ksz9031);
  263. } else if ((id1 == 0x004d) && (id2 == 0xd072)) {
  264. /* configure Atheros AR8035 - actually nothing to do */
  265. printf("configure Atheros AR8035 Ethernet Phy at address %d\n",
  266. phydev->addr);
  267. } else {
  268. printf("Unknown Ethernet-Phy: 0x%04x 0x%04x\n", id1, id2);
  269. ret = -EINVAL;
  270. goto free_phydev;
  271. }
  272. ret = fec_probe(bis, -1, IMX_FEC_BASE, bus, phydev);
  273. if (ret)
  274. goto free_phydev;
  275. return 0;
  276. free_phydev:
  277. free(phydev);
  278. free_bus:
  279. free(bus);
  280. return ret;
  281. }
  282. int mx6_rgmii_rework(struct phy_device *phydev)
  283. {
  284. unsigned short id1, id2;
  285. unsigned short val;
  286. /* check whether KSZ9031 or AR8035 has to be configured */
  287. id1 = phy_read(phydev, MDIO_DEVAD_NONE, 2);
  288. id2 = phy_read(phydev, MDIO_DEVAD_NONE, 3);
  289. if ((id1 == 0x22) && ((id2 & 0xFFF0) == 0x1620)) {
  290. /* finalize phy configuration for Micrel KSZ9031 */
  291. phy_write(phydev, MDIO_DEVAD_NONE, MMD_ACCESS_CONTROL, 2);
  292. phy_write(phydev, MDIO_DEVAD_NONE, MMD_ACCESS_REG_DATA, 4);
  293. phy_write(phydev, MDIO_DEVAD_NONE, MMD_ACCESS_CONTROL, MII_KSZ9031_MOD_DATA_POST_INC_W | 0x2);
  294. phy_write(phydev, MDIO_DEVAD_NONE, MMD_ACCESS_REG_DATA, 0x0000);
  295. phy_write(phydev, MDIO_DEVAD_NONE, MMD_ACCESS_CONTROL, 2);
  296. phy_write(phydev, MDIO_DEVAD_NONE, MMD_ACCESS_REG_DATA, 5);
  297. phy_write(phydev, MDIO_DEVAD_NONE, MMD_ACCESS_CONTROL, MII_KSZ9031_MOD_DATA_POST_INC_W | 0x2);
  298. phy_write(phydev, MDIO_DEVAD_NONE, MMD_ACCESS_REG_DATA, MII_KSZ9031_MOD_REG);
  299. phy_write(phydev, MDIO_DEVAD_NONE, MMD_ACCESS_CONTROL, 2);
  300. phy_write(phydev, MDIO_DEVAD_NONE, MMD_ACCESS_REG_DATA, 6);
  301. phy_write(phydev, MDIO_DEVAD_NONE, MMD_ACCESS_CONTROL, MII_KSZ9031_MOD_DATA_POST_INC_W | 0x2);
  302. phy_write(phydev, MDIO_DEVAD_NONE, MMD_ACCESS_REG_DATA, 0xFFFF);
  303. phy_write(phydev, MDIO_DEVAD_NONE, MMD_ACCESS_CONTROL, 2);
  304. phy_write(phydev, MDIO_DEVAD_NONE, MMD_ACCESS_REG_DATA, 8);
  305. phy_write(phydev, MDIO_DEVAD_NONE, MMD_ACCESS_CONTROL, MII_KSZ9031_MOD_DATA_POST_INC_W | 0x2);
  306. phy_write(phydev, MDIO_DEVAD_NONE, MMD_ACCESS_REG_DATA, 0x3FFF);
  307. /* fix KSZ9031 link up issue */
  308. phy_write(phydev, MDIO_DEVAD_NONE, MMD_ACCESS_CONTROL, 0x0);
  309. phy_write(phydev, MDIO_DEVAD_NONE, MMD_ACCESS_REG_DATA, 0x4);
  310. phy_write(phydev, MDIO_DEVAD_NONE, MMD_ACCESS_CONTROL, MII_KSZ9031_MOD_DATA_NO_POST_INC);
  311. phy_write(phydev, MDIO_DEVAD_NONE, MMD_ACCESS_REG_DATA, 0x6);
  312. phy_write(phydev, MDIO_DEVAD_NONE, MMD_ACCESS_CONTROL, MII_KSZ9031_MOD_REG);
  313. phy_write(phydev, MDIO_DEVAD_NONE, MMD_ACCESS_REG_DATA, 0x3);
  314. phy_write(phydev, MDIO_DEVAD_NONE, MMD_ACCESS_CONTROL, MII_KSZ9031_MOD_DATA_NO_POST_INC);
  315. phy_write(phydev, MDIO_DEVAD_NONE, MMD_ACCESS_REG_DATA, 0x1A80);
  316. }
  317. if ((id1 == 0x004d) && (id2 == 0xd072)) {
  318. /* enable AR8035 ouput a 125MHz clk from CLK_25M */
  319. phy_write(phydev, MDIO_DEVAD_NONE, MMD_ACCESS_CONTROL, 0x7);
  320. phy_write(phydev, MDIO_DEVAD_NONE, MMD_ACCESS_REG_DATA, MII_KSZ9031_MOD_DATA_POST_INC_RW | 0x16);
  321. phy_write(phydev, MDIO_DEVAD_NONE, MMD_ACCESS_CONTROL, MII_KSZ9031_MOD_DATA_NO_POST_INC | 0x7);
  322. val = phy_read(phydev, MDIO_DEVAD_NONE, MMD_ACCESS_REG_DATA);
  323. val &= 0xfe63;
  324. val |= 0x18;
  325. phy_write(phydev, MDIO_DEVAD_NONE, MMD_ACCESS_REG_DATA, val);
  326. /* introduce tx clock delay */
  327. phy_write(phydev, MDIO_DEVAD_NONE, 0x1d, 0x5);
  328. val = phy_read(phydev, MDIO_DEVAD_NONE, 0x1e);
  329. val |= 0x0100;
  330. phy_write(phydev, MDIO_DEVAD_NONE, 0x1e, val);
  331. /* disable hibernation */
  332. phy_write(phydev, MDIO_DEVAD_NONE, 0x1d, 0xb);
  333. val = phy_read(phydev, MDIO_DEVAD_NONE, 0x1e);
  334. phy_write(phydev, MDIO_DEVAD_NONE, 0x1e, 0x3c40);
  335. }
  336. return 0;
  337. }
  338. int board_phy_config(struct phy_device *phydev)
  339. {
  340. mx6_rgmii_rework(phydev);
  341. if (phydev->drv->config)
  342. phydev->drv->config(phydev);
  343. return 0;
  344. }
  345. static void setup_iomux_uart(void)
  346. {
  347. SETUP_IOMUX_PADS(uart2_pads);
  348. }
  349. #ifdef CONFIG_MXC_SPI
  350. static void setup_spi(void)
  351. {
  352. SETUP_IOMUX_PADS(ecspi1_pads);
  353. gpio_direction_output(IMX_GPIO_NR(3, 19), 0);
  354. }
  355. #endif
  356. #ifdef CONFIG_FSL_ESDHC_IMX
  357. static struct fsl_esdhc_cfg usdhc_cfg[] = {
  358. {USDHC2_BASE_ADDR},
  359. {USDHC3_BASE_ADDR},
  360. {USDHC4_BASE_ADDR},
  361. };
  362. int board_mmc_getcd(struct mmc *mmc)
  363. {
  364. struct fsl_esdhc_cfg *cfg = (struct fsl_esdhc_cfg *)mmc->priv;
  365. int ret = 0;
  366. switch (cfg->esdhc_base) {
  367. case USDHC2_BASE_ADDR:
  368. gpio_direction_input(IMX_GPIO_NR(1, 4));
  369. ret = !gpio_get_value(IMX_GPIO_NR(1, 4));
  370. break;
  371. case USDHC3_BASE_ADDR:
  372. ret = 1; /* eMMC is always present */
  373. break;
  374. case USDHC4_BASE_ADDR:
  375. gpio_direction_input(IMX_GPIO_NR(2, 6));
  376. ret = !gpio_get_value(IMX_GPIO_NR(2, 6));
  377. break;
  378. default:
  379. printf("Bad USDHC interface\n");
  380. }
  381. return ret;
  382. }
  383. int board_mmc_init(bd_t *bis)
  384. {
  385. #ifndef CONFIG_SPL_BUILD
  386. s32 status = 0;
  387. int i;
  388. usdhc_cfg[0].sdhc_clk = mxc_get_clock(MXC_ESDHC2_CLK);
  389. usdhc_cfg[1].sdhc_clk = mxc_get_clock(MXC_ESDHC3_CLK);
  390. usdhc_cfg[2].sdhc_clk = mxc_get_clock(MXC_ESDHC4_CLK);
  391. SETUP_IOMUX_PADS(usdhc2_pads);
  392. SETUP_IOMUX_PADS(usdhc3_pads);
  393. SETUP_IOMUX_PADS(usdhc4_pads);
  394. for (i = 0; i < ARRAY_SIZE(usdhc_cfg); i++) {
  395. status = fsl_esdhc_initialize(bis, &usdhc_cfg[i]);
  396. if (status)
  397. return status;
  398. }
  399. return 0;
  400. #else
  401. SETUP_IOMUX_PADS(usdhc4_pads);
  402. usdhc_cfg[0].esdhc_base = USDHC4_BASE_ADDR;
  403. usdhc_cfg[0].sdhc_clk = mxc_get_clock(MXC_ESDHC4_CLK);
  404. gd->arch.sdhc_clk = usdhc_cfg[0].sdhc_clk;
  405. return fsl_esdhc_initialize(bis, &usdhc_cfg[0]);
  406. #endif
  407. }
  408. #endif
  409. int board_ehci_hcd_init(int port)
  410. {
  411. switch (port) {
  412. case 0:
  413. SETUP_IOMUX_PADS(usb_otg_pads);
  414. /*
  415. * set daisy chain for otg_pin_id on 6q.
  416. * for 6dl, this bit is reserved
  417. */
  418. imx_iomux_set_gpr_register(1, 13, 1, 1);
  419. break;
  420. case 1:
  421. /* nothing to do */
  422. break;
  423. default:
  424. printf("Invalid USB port: %d\n", port);
  425. return -EINVAL;
  426. }
  427. return 0;
  428. }
  429. int board_ehci_power(int port, int on)
  430. {
  431. switch (port) {
  432. case 0:
  433. break;
  434. case 1:
  435. gpio_direction_output(IMX_GPIO_NR(5, 5), on);
  436. break;
  437. default:
  438. printf("Invalid USB port: %d\n", port);
  439. return -EINVAL;
  440. }
  441. return 0;
  442. }
  443. struct display_info_t {
  444. int bus;
  445. int addr;
  446. int pixfmt;
  447. int (*detect)(struct display_info_t const *dev);
  448. void (*enable)(struct display_info_t const *dev);
  449. struct fb_videomode mode;
  450. };
  451. static void disable_lvds(struct display_info_t const *dev)
  452. {
  453. struct iomuxc *iomux = (struct iomuxc *)IOMUXC_BASE_ADDR;
  454. clrbits_le32(&iomux->gpr[2], IOMUXC_GPR2_LVDS_CH0_MODE_MASK |
  455. IOMUXC_GPR2_LVDS_CH1_MODE_MASK);
  456. }
  457. static void do_enable_hdmi(struct display_info_t const *dev)
  458. {
  459. disable_lvds(dev);
  460. imx_enable_hdmi_phy();
  461. }
  462. static struct display_info_t const displays[] = {
  463. {
  464. .bus = -1,
  465. .addr = 0,
  466. .pixfmt = IPU_PIX_FMT_RGB666,
  467. .detect = NULL,
  468. .enable = NULL,
  469. .mode = {
  470. .name =
  471. "Hannstar-XGA",
  472. .refresh = 60,
  473. .xres = 1024,
  474. .yres = 768,
  475. .pixclock = 15385,
  476. .left_margin = 220,
  477. .right_margin = 40,
  478. .upper_margin = 21,
  479. .lower_margin = 7,
  480. .hsync_len = 60,
  481. .vsync_len = 10,
  482. .sync = FB_SYNC_EXT,
  483. .vmode = FB_VMODE_NONINTERLACED } },
  484. {
  485. .bus = -1,
  486. .addr = 0,
  487. .pixfmt = IPU_PIX_FMT_RGB24,
  488. .detect = NULL,
  489. .enable = do_enable_hdmi,
  490. .mode = {
  491. .name = "HDMI",
  492. .refresh = 60,
  493. .xres = 1024,
  494. .yres = 768,
  495. .pixclock = 15385,
  496. .left_margin = 220,
  497. .right_margin = 40,
  498. .upper_margin = 21,
  499. .lower_margin = 7,
  500. .hsync_len = 60,
  501. .vsync_len = 10,
  502. .sync = FB_SYNC_EXT,
  503. .vmode = FB_VMODE_NONINTERLACED } }
  504. };
  505. int board_video_skip(void)
  506. {
  507. int i;
  508. int ret;
  509. char const *panel = env_get("panel");
  510. if (!panel) {
  511. for (i = 0; i < ARRAY_SIZE(displays); i++) {
  512. struct display_info_t const *dev = displays + i;
  513. if (dev->detect && dev->detect(dev)) {
  514. panel = dev->mode.name;
  515. printf("auto-detected panel %s\n", panel);
  516. break;
  517. }
  518. }
  519. if (!panel) {
  520. panel = displays[0].mode.name;
  521. printf("No panel detected: default to %s\n", panel);
  522. i = 0;
  523. }
  524. } else {
  525. for (i = 0; i < ARRAY_SIZE(displays); i++) {
  526. if (!strcmp(panel, displays[i].mode.name))
  527. break;
  528. }
  529. }
  530. if (i < ARRAY_SIZE(displays)) {
  531. ret = ipuv3_fb_init(&displays[i].mode, 0, displays[i].pixfmt);
  532. if (!ret) {
  533. if (displays[i].enable)
  534. displays[i].enable(displays + i);
  535. printf("Display: %s (%ux%u)\n",
  536. displays[i].mode.name, displays[i].mode.xres,
  537. displays[i].mode.yres);
  538. } else
  539. printf("LCD %s cannot be configured: %d\n",
  540. displays[i].mode.name, ret);
  541. } else {
  542. printf("unsupported panel %s\n", panel);
  543. return -EINVAL;
  544. }
  545. return 0;
  546. }
  547. static void setup_display(void)
  548. {
  549. struct mxc_ccm_reg *mxc_ccm = (struct mxc_ccm_reg *)CCM_BASE_ADDR;
  550. struct iomuxc *iomux = (struct iomuxc *)IOMUXC_BASE_ADDR;
  551. int reg;
  552. enable_ipu_clock();
  553. imx_setup_hdmi();
  554. /* Turn on LDB0, LDB1, IPU,IPU DI0 clocks */
  555. setbits_le32(&mxc_ccm->CCGR3, MXC_CCM_CCGR3_LDB_DI0_MASK |
  556. MXC_CCM_CCGR3_LDB_DI1_MASK);
  557. /* set LDB0, LDB1 clk select to 011/011 */
  558. reg = readl(&mxc_ccm->cs2cdr);
  559. reg &= ~(MXC_CCM_CS2CDR_LDB_DI0_CLK_SEL_MASK |
  560. MXC_CCM_CS2CDR_LDB_DI1_CLK_SEL_MASK);
  561. reg |= (3 << MXC_CCM_CS2CDR_LDB_DI0_CLK_SEL_OFFSET) |
  562. (3 << MXC_CCM_CS2CDR_LDB_DI1_CLK_SEL_OFFSET);
  563. writel(reg, &mxc_ccm->cs2cdr);
  564. setbits_le32(&mxc_ccm->cscmr2, MXC_CCM_CSCMR2_LDB_DI0_IPU_DIV |
  565. MXC_CCM_CSCMR2_LDB_DI1_IPU_DIV);
  566. setbits_le32(&mxc_ccm->chsccdr, CHSCCDR_CLK_SEL_LDB_DI0 <<
  567. MXC_CCM_CHSCCDR_IPU1_DI0_CLK_SEL_OFFSET |
  568. CHSCCDR_CLK_SEL_LDB_DI0 <<
  569. MXC_CCM_CHSCCDR_IPU1_DI1_CLK_SEL_OFFSET);
  570. reg = IOMUXC_GPR2_BGREF_RRMODE_EXTERNAL_RES
  571. | IOMUXC_GPR2_DI1_VS_POLARITY_ACTIVE_LOW
  572. | IOMUXC_GPR2_DI0_VS_POLARITY_ACTIVE_LOW
  573. | IOMUXC_GPR2_BIT_MAPPING_CH1_SPWG
  574. | IOMUXC_GPR2_DATA_WIDTH_CH1_18BIT
  575. | IOMUXC_GPR2_BIT_MAPPING_CH0_SPWG
  576. | IOMUXC_GPR2_DATA_WIDTH_CH0_18BIT
  577. | IOMUXC_GPR2_LVDS_CH0_MODE_DISABLED
  578. | IOMUXC_GPR2_LVDS_CH1_MODE_ENABLED_DI0;
  579. writel(reg, &iomux->gpr[2]);
  580. reg = readl(&iomux->gpr[3]);
  581. reg = (reg & ~(IOMUXC_GPR3_LVDS1_MUX_CTL_MASK |
  582. IOMUXC_GPR3_HDMI_MUX_CTL_MASK)) |
  583. (IOMUXC_GPR3_MUX_SRC_IPU1_DI0 <<
  584. IOMUXC_GPR3_LVDS1_MUX_CTL_OFFSET);
  585. writel(reg, &iomux->gpr[3]);
  586. }
  587. /*
  588. * Do not overwrite the console
  589. * Use always serial for U-Boot console
  590. */
  591. int overwrite_console(void)
  592. {
  593. return 1;
  594. }
  595. int board_early_init_f(void)
  596. {
  597. setup_iomux_uart();
  598. #ifdef CONFIG_MXC_SPI
  599. setup_spi();
  600. #endif
  601. return 0;
  602. }
  603. int board_init(void)
  604. {
  605. /* address of boot parameters */
  606. gd->bd->bi_boot_params = PHYS_SDRAM + 0x100;
  607. if (is_mx6dq())
  608. setup_i2c(1, CONFIG_SYS_I2C_SPEED, 0x7f, &mx6q_i2c_pad_info1);
  609. else
  610. setup_i2c(1, CONFIG_SYS_I2C_SPEED, 0x7f, &mx6dl_i2c_pad_info1);
  611. setup_display();
  612. #ifdef CONFIG_SATA
  613. setup_sata();
  614. #endif
  615. return 0;
  616. }
  617. int checkboard(void)
  618. {
  619. char *type = "unknown";
  620. if (is_cpu_type(MXC_CPU_MX6Q))
  621. type = "Quad";
  622. else if (is_cpu_type(MXC_CPU_MX6D))
  623. type = "Dual";
  624. else if (is_cpu_type(MXC_CPU_MX6DL))
  625. type = "Dual-Lite";
  626. else if (is_cpu_type(MXC_CPU_MX6SOLO))
  627. type = "Solo";
  628. printf("Board: conga-QMX6 %s\n", type);
  629. return 0;
  630. }
  631. #ifdef CONFIG_MXC_SPI
  632. int board_spi_cs_gpio(unsigned bus, unsigned cs)
  633. {
  634. return (bus == 0 && cs == 0) ? (IMX_GPIO_NR(3, 19)) : -EINVAL;
  635. }
  636. #endif
  637. #ifdef CONFIG_CMD_BMODE
  638. static const struct boot_mode board_boot_modes[] = {
  639. /* 4 bit bus width */
  640. {"mmc0", MAKE_CFGVAL(0x50, 0x20, 0x00, 0x00)},
  641. {"mmc1", MAKE_CFGVAL(0x50, 0x38, 0x00, 0x00)},
  642. {NULL, 0},
  643. };
  644. #endif
  645. int misc_init_r(void)
  646. {
  647. #ifdef CONFIG_CMD_BMODE
  648. add_board_boot_modes(board_boot_modes);
  649. #endif
  650. return 0;
  651. }
  652. int board_late_init(void)
  653. {
  654. #ifdef CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
  655. if (is_mx6dq())
  656. env_set("board_rev", "MX6Q");
  657. else
  658. env_set("board_rev", "MX6DL");
  659. #endif
  660. return 0;
  661. }
  662. #ifdef CONFIG_SPL_BUILD
  663. #include <asm/arch/mx6-ddr.h>
  664. #include <spl.h>
  665. #include <linux/libfdt.h>
  666. #include <spi_flash.h>
  667. #include <spi.h>
  668. const struct mx6dq_iomux_ddr_regs mx6q_ddr_ioregs = {
  669. .dram_sdclk_0 = 0x00000030,
  670. .dram_sdclk_1 = 0x00000030,
  671. .dram_cas = 0x00000030,
  672. .dram_ras = 0x00000030,
  673. .dram_reset = 0x00000030,
  674. .dram_sdcke0 = 0x00003000,
  675. .dram_sdcke1 = 0x00003000,
  676. .dram_sdba2 = 0x00000000,
  677. .dram_sdodt0 = 0x00000030,
  678. .dram_sdodt1 = 0x00000030,
  679. .dram_sdqs0 = 0x00000030,
  680. .dram_sdqs1 = 0x00000030,
  681. .dram_sdqs2 = 0x00000030,
  682. .dram_sdqs3 = 0x00000030,
  683. .dram_sdqs4 = 0x00000030,
  684. .dram_sdqs5 = 0x00000030,
  685. .dram_sdqs6 = 0x00000030,
  686. .dram_sdqs7 = 0x00000030,
  687. .dram_dqm0 = 0x00000030,
  688. .dram_dqm1 = 0x00000030,
  689. .dram_dqm2 = 0x00000030,
  690. .dram_dqm3 = 0x00000030,
  691. .dram_dqm4 = 0x00000030,
  692. .dram_dqm5 = 0x00000030,
  693. .dram_dqm6 = 0x00000030,
  694. .dram_dqm7 = 0x00000030,
  695. };
  696. static const struct mx6sdl_iomux_ddr_regs mx6dl_ddr_ioregs = {
  697. .dram_sdclk_0 = 0x00000030,
  698. .dram_sdclk_1 = 0x00000030,
  699. .dram_cas = 0x00000030,
  700. .dram_ras = 0x00000030,
  701. .dram_reset = 0x00000030,
  702. .dram_sdcke0 = 0x00003000,
  703. .dram_sdcke1 = 0x00003000,
  704. .dram_sdba2 = 0x00000000,
  705. .dram_sdodt0 = 0x00000030,
  706. .dram_sdodt1 = 0x00000030,
  707. .dram_sdqs0 = 0x00000030,
  708. .dram_sdqs1 = 0x00000030,
  709. .dram_sdqs2 = 0x00000030,
  710. .dram_sdqs3 = 0x00000030,
  711. .dram_sdqs4 = 0x00000030,
  712. .dram_sdqs5 = 0x00000030,
  713. .dram_sdqs6 = 0x00000030,
  714. .dram_sdqs7 = 0x00000030,
  715. .dram_dqm0 = 0x00000030,
  716. .dram_dqm1 = 0x00000030,
  717. .dram_dqm2 = 0x00000030,
  718. .dram_dqm3 = 0x00000030,
  719. .dram_dqm4 = 0x00000030,
  720. .dram_dqm5 = 0x00000030,
  721. .dram_dqm6 = 0x00000030,
  722. .dram_dqm7 = 0x00000030,
  723. };
  724. const struct mx6dq_iomux_grp_regs mx6q_grp_ioregs = {
  725. .grp_ddr_type = 0x000C0000,
  726. .grp_ddrmode_ctl = 0x00020000,
  727. .grp_ddrpke = 0x00000000,
  728. .grp_addds = 0x00000030,
  729. .grp_ctlds = 0x00000030,
  730. .grp_ddrmode = 0x00020000,
  731. .grp_b0ds = 0x00000030,
  732. .grp_b1ds = 0x00000030,
  733. .grp_b2ds = 0x00000030,
  734. .grp_b3ds = 0x00000030,
  735. .grp_b4ds = 0x00000030,
  736. .grp_b5ds = 0x00000030,
  737. .grp_b6ds = 0x00000030,
  738. .grp_b7ds = 0x00000030,
  739. };
  740. static const struct mx6sdl_iomux_grp_regs mx6sdl_grp_ioregs = {
  741. .grp_ddr_type = 0x000c0000,
  742. .grp_ddrmode_ctl = 0x00020000,
  743. .grp_ddrpke = 0x00000000,
  744. .grp_addds = 0x00000030,
  745. .grp_ctlds = 0x00000030,
  746. .grp_ddrmode = 0x00020000,
  747. .grp_b0ds = 0x00000030,
  748. .grp_b1ds = 0x00000030,
  749. .grp_b2ds = 0x00000030,
  750. .grp_b3ds = 0x00000030,
  751. .grp_b4ds = 0x00000030,
  752. .grp_b5ds = 0x00000030,
  753. .grp_b6ds = 0x00000030,
  754. .grp_b7ds = 0x00000030,
  755. };
  756. const struct mx6_mmdc_calibration mx6q_mmcd_calib = {
  757. .p0_mpwldectrl0 = 0x0016001A,
  758. .p0_mpwldectrl1 = 0x0023001C,
  759. .p1_mpwldectrl0 = 0x0028003A,
  760. .p1_mpwldectrl1 = 0x001F002C,
  761. .p0_mpdgctrl0 = 0x43440354,
  762. .p0_mpdgctrl1 = 0x033C033C,
  763. .p1_mpdgctrl0 = 0x43300368,
  764. .p1_mpdgctrl1 = 0x03500330,
  765. .p0_mprddlctl = 0x3228242E,
  766. .p1_mprddlctl = 0x2C2C2636,
  767. .p0_mpwrdlctl = 0x36323A38,
  768. .p1_mpwrdlctl = 0x42324440,
  769. };
  770. const struct mx6_mmdc_calibration mx6q_2g_mmcd_calib = {
  771. .p0_mpwldectrl0 = 0x00080016,
  772. .p0_mpwldectrl1 = 0x001D0016,
  773. .p1_mpwldectrl0 = 0x0018002C,
  774. .p1_mpwldectrl1 = 0x000D001D,
  775. .p0_mpdgctrl0 = 0x43200334,
  776. .p0_mpdgctrl1 = 0x0320031C,
  777. .p1_mpdgctrl0 = 0x0344034C,
  778. .p1_mpdgctrl1 = 0x03380314,
  779. .p0_mprddlctl = 0x3E36383A,
  780. .p1_mprddlctl = 0x38363240,
  781. .p0_mpwrdlctl = 0x36364238,
  782. .p1_mpwrdlctl = 0x4230423E,
  783. };
  784. static const struct mx6_mmdc_calibration mx6s_mmcd_calib = {
  785. .p0_mpwldectrl0 = 0x00480049,
  786. .p0_mpwldectrl1 = 0x00410044,
  787. .p0_mpdgctrl0 = 0x42480248,
  788. .p0_mpdgctrl1 = 0x023C023C,
  789. .p0_mprddlctl = 0x40424644,
  790. .p0_mpwrdlctl = 0x34323034,
  791. };
  792. const struct mx6_mmdc_calibration mx6dl_mmcd_calib = {
  793. .p0_mpwldectrl0 = 0x0043004B,
  794. .p0_mpwldectrl1 = 0x003A003E,
  795. .p1_mpwldectrl0 = 0x0047004F,
  796. .p1_mpwldectrl1 = 0x004E0061,
  797. .p0_mpdgctrl0 = 0x42500250,
  798. .p0_mpdgctrl1 = 0x0238023C,
  799. .p1_mpdgctrl0 = 0x42640264,
  800. .p1_mpdgctrl1 = 0x02500258,
  801. .p0_mprddlctl = 0x40424846,
  802. .p1_mprddlctl = 0x46484842,
  803. .p0_mpwrdlctl = 0x38382C30,
  804. .p1_mpwrdlctl = 0x34343430,
  805. };
  806. static struct mx6_ddr3_cfg mem_ddr_2g = {
  807. .mem_speed = 1600,
  808. .density = 2,
  809. .width = 16,
  810. .banks = 8,
  811. .rowaddr = 14,
  812. .coladdr = 10,
  813. .pagesz = 2,
  814. .trcd = 1310,
  815. .trcmin = 4875,
  816. .trasmin = 3500,
  817. };
  818. static struct mx6_ddr3_cfg mem_ddr_4g = {
  819. .mem_speed = 1600,
  820. .density = 4,
  821. .width = 16,
  822. .banks = 8,
  823. .rowaddr = 15,
  824. .coladdr = 10,
  825. .pagesz = 2,
  826. .trcd = 1310,
  827. .trcmin = 4875,
  828. .trasmin = 3500,
  829. };
  830. static void ccgr_init(void)
  831. {
  832. struct mxc_ccm_reg *ccm = (struct mxc_ccm_reg *)CCM_BASE_ADDR;
  833. writel(0x00C03F3F, &ccm->CCGR0);
  834. writel(0x0030FC03, &ccm->CCGR1);
  835. writel(0x0FFFC000, &ccm->CCGR2);
  836. writel(0x3FF00000, &ccm->CCGR3);
  837. writel(0x00FFF300, &ccm->CCGR4);
  838. writel(0x0F0000C3, &ccm->CCGR5);
  839. writel(0x000003FF, &ccm->CCGR6);
  840. }
  841. /* Define a minimal structure so that the part number can be read via SPL */
  842. struct mfgdata {
  843. unsigned char tsize;
  844. /* size of checksummed part in bytes */
  845. unsigned char ckcnt;
  846. /* checksum corrected byte */
  847. unsigned char cksum;
  848. /* decimal serial number, packed BCD */
  849. unsigned char serial[6];
  850. /* part number, right justified, ASCII */
  851. unsigned char pn[16];
  852. };
  853. static void conv_ascii(unsigned char *dst, unsigned char *src, int len)
  854. {
  855. int remain = len;
  856. unsigned char *sptr = src;
  857. unsigned char *dptr = dst;
  858. while (remain) {
  859. if (*sptr) {
  860. *dptr = *sptr;
  861. dptr++;
  862. }
  863. sptr++;
  864. remain--;
  865. }
  866. *dptr = 0x0;
  867. }
  868. #define CFG_MFG_ADDR_OFFSET (spi->size - SZ_16K)
  869. static bool is_2gb(void)
  870. {
  871. struct spi_flash *spi;
  872. int ret;
  873. char buf[sizeof(struct mfgdata)];
  874. struct mfgdata *data = (struct mfgdata *)buf;
  875. unsigned char outbuf[32];
  876. spi = spi_flash_probe(CONFIG_ENV_SPI_BUS,
  877. CONFIG_ENV_SPI_CS,
  878. CONFIG_ENV_SPI_MAX_HZ, CONFIG_ENV_SPI_MODE);
  879. ret = spi_flash_read(spi, CFG_MFG_ADDR_OFFSET, sizeof(struct mfgdata),
  880. buf);
  881. if (ret)
  882. return false;
  883. /* Congatec Part Numbers 104 and 105 have 2GiB of RAM */
  884. conv_ascii(outbuf, data->pn, sizeof(data->pn));
  885. if (!memcmp(outbuf, "016104", 6) || !memcmp(outbuf, "016105", 6))
  886. return true;
  887. else
  888. return false;
  889. }
  890. static void spl_dram_init(int width)
  891. {
  892. struct mx6_ddr_sysinfo sysinfo = {
  893. /* width of data bus:0=16,1=32,2=64 */
  894. .dsize = width / 32,
  895. /* config for full 4GB range so that get_mem_size() works */
  896. .cs_density = 32, /* 32Gb per CS */
  897. /* single chip select */
  898. .ncs = 1,
  899. .cs1_mirror = 0,
  900. .rtt_wr = 2,
  901. .rtt_nom = 2,
  902. .walat = 0,
  903. .ralat = 5,
  904. .mif3_mode = 3,
  905. .bi_on = 1,
  906. .sde_to_rst = 0x0d,
  907. .rst_to_cke = 0x20,
  908. .refsel = 1, /* Refresh cycles at 32KHz */
  909. .refr = 7, /* 8 refresh commands per refresh cycle */
  910. };
  911. if (is_cpu_type(MXC_CPU_MX6Q) && is_2gb()) {
  912. mx6dq_dram_iocfg(width, &mx6q_ddr_ioregs, &mx6q_grp_ioregs);
  913. mx6_dram_cfg(&sysinfo, &mx6q_2g_mmcd_calib, &mem_ddr_4g);
  914. return;
  915. }
  916. if (is_mx6dq()) {
  917. mx6dq_dram_iocfg(width, &mx6q_ddr_ioregs, &mx6q_grp_ioregs);
  918. mx6_dram_cfg(&sysinfo, &mx6q_mmcd_calib, &mem_ddr_2g);
  919. } else if (is_cpu_type(MXC_CPU_MX6SOLO)) {
  920. sysinfo.walat = 1;
  921. mx6sdl_dram_iocfg(width, &mx6dl_ddr_ioregs, &mx6sdl_grp_ioregs);
  922. mx6_dram_cfg(&sysinfo, &mx6s_mmcd_calib, &mem_ddr_4g);
  923. } else if (is_cpu_type(MXC_CPU_MX6DL)) {
  924. sysinfo.walat = 1;
  925. mx6sdl_dram_iocfg(width, &mx6dl_ddr_ioregs, &mx6sdl_grp_ioregs);
  926. mx6_dram_cfg(&sysinfo, &mx6dl_mmcd_calib, &mem_ddr_2g);
  927. }
  928. }
  929. void board_init_f(ulong dummy)
  930. {
  931. /* setup AIPS and disable watchdog */
  932. arch_cpu_init();
  933. ccgr_init();
  934. gpr_init();
  935. /* iomux and setup of i2c */
  936. board_early_init_f();
  937. /* setup GP timer */
  938. timer_init();
  939. /* UART clocks enabled and gd valid - init serial console */
  940. preloader_console_init();
  941. /* Needed for malloc() to work in SPL prior to board_init_r() */
  942. spl_init();
  943. /* DDR initialization */
  944. if (is_cpu_type(MXC_CPU_MX6SOLO))
  945. spl_dram_init(32);
  946. else
  947. spl_dram_init(64);
  948. /* Clear the BSS. */
  949. memset(__bss_start, 0, __bss_end - __bss_start);
  950. /* load/boot image from boot device */
  951. board_init_r(NULL, 0);
  952. }
  953. #endif