opos6ul.c 4.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright (C) 2018 Armadeus Systems
  4. */
  5. #include <init.h>
  6. #include <asm/arch/clock.h>
  7. #include <asm/arch/crm_regs.h>
  8. #include <asm/arch/imx-regs.h>
  9. #include <asm/arch/sys_proto.h>
  10. #include <asm/io.h>
  11. #include <common.h>
  12. #include <env.h>
  13. DECLARE_GLOBAL_DATA_PTR;
  14. #ifdef CONFIG_FEC_MXC
  15. #include <miiphy.h>
  16. int board_phy_config(struct phy_device *phydev)
  17. {
  18. phy_write(phydev, MDIO_DEVAD_NONE, 0x1f, 0x8190);
  19. if (phydev->drv->config)
  20. phydev->drv->config(phydev);
  21. return 0;
  22. }
  23. static int setup_fec(void)
  24. {
  25. struct iomuxc *const iomuxc_regs = (struct iomuxc *)IOMUXC_BASE_ADDR;
  26. /* Use 50M anatop loopback REF_CLK1 for ENET1,
  27. * clear gpr1[13], set gpr1[17] */
  28. clrsetbits_le32(&iomuxc_regs->gpr[1], IOMUX_GPR1_FEC1_MASK,
  29. IOMUX_GPR1_FEC1_CLOCK_MUX1_SEL_MASK);
  30. return enable_fec_anatop_clock(0, ENET_50MHZ);
  31. }
  32. #endif /* CONFIG_FEC_MXC */
  33. int board_init(void)
  34. {
  35. /* Address of boot parameters */
  36. gd->bd->bi_boot_params = CONFIG_SYS_SDRAM_BASE + 0x100;
  37. #ifdef CONFIG_FEC_MXC
  38. setup_fec();
  39. #endif
  40. return 0;
  41. }
  42. int __weak opos6ul_board_late_init(void)
  43. {
  44. return 0;
  45. }
  46. int board_late_init(void)
  47. {
  48. struct src *psrc = (struct src *)SRC_BASE_ADDR;
  49. unsigned reg = readl(&psrc->sbmr2);
  50. /* In bootstrap don't use the env vars */
  51. if (((reg & 0x3000000) >> 24) == 0x1) {
  52. env_set_default(NULL, 0);
  53. env_set("preboot", "");
  54. }
  55. return opos6ul_board_late_init();
  56. }
  57. int dram_init(void)
  58. {
  59. gd->ram_size = imx_ddr_size();
  60. return 0;
  61. }
  62. #ifdef CONFIG_SPL_BUILD
  63. #include <asm/arch/mx6-ddr.h>
  64. #include <linux/libfdt.h>
  65. #include <spl.h>
  66. static struct mx6ul_iomux_grp_regs mx6_grp_ioregs = {
  67. .grp_addds = 0x00000030,
  68. .grp_ddrmode_ctl = 0x00020000,
  69. .grp_b0ds = 0x00000030,
  70. .grp_ctlds = 0x00000030,
  71. .grp_b1ds = 0x00000030,
  72. .grp_ddrpke = 0x00000000,
  73. .grp_ddrmode = 0x00020000,
  74. .grp_ddr_type = 0x000c0000,
  75. };
  76. static struct mx6ul_iomux_ddr_regs mx6_ddr_ioregs = {
  77. .dram_dqm0 = 0x00000030,
  78. .dram_dqm1 = 0x00000030,
  79. .dram_ras = 0x00000030,
  80. .dram_cas = 0x00000030,
  81. .dram_odt0 = 0x00000030,
  82. .dram_odt1 = 0x00000030,
  83. .dram_sdba2 = 0x00000000,
  84. .dram_sdclk_0 = 0x00000008,
  85. .dram_sdqs0 = 0x00000038,
  86. .dram_sdqs1 = 0x00000030,
  87. .dram_reset = 0x00000030,
  88. };
  89. static struct mx6_mmdc_calibration mx6_mmcd_calib = {
  90. .p0_mpwldectrl0 = 0x00070007,
  91. .p0_mpdgctrl0 = 0x41490145,
  92. .p0_mprddlctl = 0x40404546,
  93. .p0_mpwrdlctl = 0x4040524D,
  94. };
  95. struct mx6_ddr_sysinfo ddr_sysinfo = {
  96. .dsize = 0,
  97. .cs_density = 20,
  98. .ncs = 1,
  99. .cs1_mirror = 0,
  100. .rtt_wr = 2,
  101. .rtt_nom = 1, /* RTT_Nom = RZQ/2 */
  102. .walat = 1, /* Write additional latency */
  103. .ralat = 5, /* Read additional latency */
  104. .mif3_mode = 3, /* Command prediction working mode */
  105. .bi_on = 1, /* Bank interleaving enabled */
  106. .sde_to_rst = 0x10, /* 14 cycles, 200us (JEDEC default) */
  107. .rst_to_cke = 0x23, /* 33 cycles, 500us (JEDEC default) */
  108. .ddr_type = DDR_TYPE_DDR3,
  109. .refsel = 1, /* Refresh cycles at 32KHz */
  110. .refr = 7, /* 8 refreshes commands per refresh cycle */
  111. };
  112. static struct mx6_ddr3_cfg mem_ddr = {
  113. .mem_speed = 800,
  114. .density = 2,
  115. .width = 16,
  116. .banks = 8,
  117. .rowaddr = 14,
  118. .coladdr = 10,
  119. .pagesz = 2,
  120. .trcd = 1500,
  121. .trcmin = 5250,
  122. .trasmin = 3750,
  123. };
  124. void board_boot_order(u32 *spl_boot_list)
  125. {
  126. unsigned int bmode = readl(&src_base->sbmr2);
  127. if (((bmode >> 24) & 0x03) == 0x01) /* Serial Downloader */
  128. spl_boot_list[0] = BOOT_DEVICE_UART;
  129. else
  130. spl_boot_list[0] = spl_boot_device();
  131. }
  132. static void ccgr_init(void)
  133. {
  134. struct mxc_ccm_reg *ccm = (struct mxc_ccm_reg *)CCM_BASE_ADDR;
  135. writel(0xFFFFFFFF, &ccm->CCGR0);
  136. writel(0xFFFFFFFF, &ccm->CCGR1);
  137. writel(0xFFFFFFFF, &ccm->CCGR2);
  138. writel(0xFFFFFFFF, &ccm->CCGR3);
  139. writel(0xFFFFFFFF, &ccm->CCGR4);
  140. writel(0xFFFFFFFF, &ccm->CCGR5);
  141. writel(0xFFFFFFFF, &ccm->CCGR6);
  142. writel(0xFFFFFFFF, &ccm->CCGR7);
  143. }
  144. static void spl_dram_init(void)
  145. {
  146. struct ocotp_regs *ocotp = (struct ocotp_regs *)OCOTP_BASE_ADDR;
  147. struct fuse_bank *bank = &ocotp->bank[4];
  148. struct fuse_bank4_regs *fuse =
  149. (struct fuse_bank4_regs *)bank->fuse_regs;
  150. int reg = readl(&fuse->gp1);
  151. /* 512MB of RAM */
  152. if (reg & 0x1) {
  153. mem_ddr.density = 4;
  154. mem_ddr.rowaddr = 15;
  155. mem_ddr.trcd = 1375;
  156. mem_ddr.trcmin = 4875;
  157. mem_ddr.trasmin = 3500;
  158. }
  159. mx6ul_dram_iocfg(mem_ddr.width, &mx6_ddr_ioregs, &mx6_grp_ioregs);
  160. mx6_dram_cfg(&ddr_sysinfo, &mx6_mmcd_calib, &mem_ddr);
  161. }
  162. void spl_board_init(void)
  163. {
  164. preloader_console_init();
  165. }
  166. void board_init_f(ulong dummy)
  167. {
  168. ccgr_init();
  169. /* setup AIPS and disable watchdog */
  170. arch_cpu_init();
  171. /* setup GP timer */
  172. timer_init();
  173. /* DDR initialization */
  174. spl_dram_init();
  175. }
  176. #endif /* CONFIG_SPL_BUILD */