fsl-ls1028a-kontron-sl28.dts 2.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Device Tree file for the Kontron SMARC-sAL28 board.
  4. *
  5. * Copyright (C) 2019 Michael Walle <michael@walle.cc>
  6. *
  7. */
  8. /dts-v1/;
  9. #include "fsl-ls1028a.dtsi"
  10. / {
  11. model = "Kontron SMARC-sAL28";
  12. compatible = "kontron,sl28", "fsl,ls1028a";
  13. aliases {
  14. serial0 = &serial0;
  15. serial1 = &serial1;
  16. serial2 = &lpuart1;
  17. spi0 = &fspi;
  18. spi1 = &dspi2;
  19. };
  20. chosen {
  21. stdout-path = "serial0:115200n8";
  22. };
  23. };
  24. &dspi2 {
  25. status = "okay";
  26. };
  27. &enetc0 {
  28. phy-handle = <&phy0>;
  29. phy-mode = "sgmii";
  30. status = "okay";
  31. };
  32. &enetc2 {
  33. status = "disabled";
  34. };
  35. &enetc6 {
  36. status = "disabled";
  37. };
  38. &esdhc0 {
  39. sd-uhs-sdr104;
  40. sd-uhs-sdr50;
  41. sd-uhs-sdr25;
  42. sd-uhs-sdr12;
  43. status = "okay";
  44. };
  45. &esdhc1 {
  46. mmc-hs200-1_8v;
  47. mmc-hs400-1_8v;
  48. bus-width = <8>;
  49. status = "okay";
  50. };
  51. &fspi {
  52. status = "okay";
  53. flash@0 {
  54. #address-cells = <1>;
  55. #size-cells = <1>;
  56. compatible = "jedec,spi-nor";
  57. m25p,fast-read;
  58. spi-max-frequency = <133000000>;
  59. reg = <0>;
  60. /* The following setting enables 1-1-2 (CMD-ADDR-DATA) mode */
  61. spi-rx-bus-width = <2>; /* 2 SPI Rx lines */
  62. spi-tx-bus-width = <1>; /* 1 SPI Tx line */
  63. partition@0 {
  64. reg = <0x000000 0x010000>;
  65. label = "rcw";
  66. read-only;
  67. };
  68. partition@10000 {
  69. reg = <0x010000 0x0f0000>;
  70. label = "failsafe bootloader";
  71. read-only;
  72. };
  73. partition@100000 {
  74. reg = <0x100000 0x040000>;
  75. label = "failsafe DP firmware";
  76. read-only;
  77. };
  78. partition@140000 {
  79. reg = <0x140000 0x0a0000>;
  80. label = "failsafe trusted firmware";
  81. read-only;
  82. };
  83. partition@1e0000 {
  84. reg = <0x1e0000 0x020000>;
  85. label = "reserved";
  86. read-only;
  87. };
  88. partition@200000 {
  89. reg = <0x200000 0x010000>;
  90. label = "configuration store";
  91. };
  92. partition@210000 {
  93. reg = <0x210000 0x0f0000>;
  94. label = "bootloader";
  95. };
  96. partition@300000 {
  97. reg = <0x300000 0x040000>;
  98. label = "DP firmware";
  99. };
  100. partition@340000 {
  101. reg = <0x340000 0x0a0000>;
  102. label = "trusted firmware";
  103. };
  104. partition@3e0000 {
  105. reg = <0x3e0000 0x020000>;
  106. label = "bootloader environment";
  107. };
  108. };
  109. };
  110. &i2c0 {
  111. status = "okay";
  112. rtc@32 {
  113. compatible = "microcrystal,rv8803";
  114. reg = <0x32>;
  115. };
  116. eeprom@50 {
  117. compatible = "atmel,24c32";
  118. reg = <0x50>;
  119. pagesize = <32>;
  120. };
  121. };
  122. &i2c3 {
  123. status = "okay";
  124. };
  125. &i2c4 {
  126. status = "okay";
  127. eeprom@50 {
  128. compatible = "atmel,24c32";
  129. reg = <0x50>;
  130. pagesize = <32>;
  131. };
  132. };
  133. &lpuart1 {
  134. status = "okay";
  135. };
  136. &mdio0 {
  137. status = "okay";
  138. phy0: ethernet-phy@5 {
  139. reg = <0x5>;
  140. eee-broken-1000t;
  141. eee-broken-100tx;
  142. };
  143. };
  144. &serial0 {
  145. status = "okay";
  146. };
  147. &serial1 {
  148. status = "okay";
  149. };
  150. &usb1 {
  151. status = "okay";
  152. };
  153. &usb2 {
  154. status = "okay";
  155. };