delta.h 7.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263
  1. /*
  2. * Configuation settings for the Delta board.
  3. *
  4. * See file CREDITS for list of people who contributed to this
  5. * project.
  6. *
  7. * This program is free software; you can redistribute it and/or
  8. * modify it under the terms of the GNU General Public License as
  9. * published by the Free Software Foundation; either version 2 of
  10. * the License, or (at your option) any later version.
  11. *
  12. * This program is distributed in the hope that it will be useful,
  13. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  14. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  15. * GNU General Public License for more details.
  16. *
  17. * You should have received a copy of the GNU General Public License
  18. * along with this program; if not, write to the Free Software
  19. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  20. * MA 02111-1307 USA
  21. */
  22. #ifndef __CONFIG_H
  23. #define __CONFIG_H
  24. /*
  25. * High Level Configuration Options
  26. * (easy to change)
  27. */
  28. #define CONFIG_CPU_MONAHANS 1 /* Intel Monahan CPU */
  29. #define CONFIG_DELTA 1 /* Delta board */
  30. /* #define CONFIG_LCD 1 */
  31. #ifdef CONFIG_LCD
  32. #define CONFIG_SHARP_LM8V31
  33. #endif
  34. #define BOARD_LATE_INIT 1
  35. #undef CONFIG_SKIP_RELOCATE_UBOOT
  36. #undef CONFIG_USE_IRQ /* we don't need IRQ/FIQ stuff */
  37. /* we will never enable dcache, because we have to setup MMU first */
  38. #define CONFIG_SYS_NO_DCACHE
  39. /*
  40. * Size of malloc() pool
  41. */
  42. #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 256*1024)
  43. #define CONFIG_SYS_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */
  44. /*
  45. * Hardware drivers
  46. */
  47. #undef TURN_ON_ETHERNET
  48. #ifdef TURN_ON_ETHERNET
  49. # define CONFIG_DRIVER_SMC91111 1
  50. # define CONFIG_SMC91111_BASE 0x14000300
  51. # define CONFIG_SMC91111_EXT_PHY
  52. # define CONFIG_SMC_USE_32_BIT
  53. # undef CONFIG_SMC_USE_IOFUNCS /* just for use with the kernel */
  54. #endif
  55. #define CONFIG_HARD_I2C 1 /* required for DA9030 access */
  56. #define CONFIG_SYS_I2C_SPEED 400000 /* I2C speed */
  57. #define CONFIG_SYS_I2C_SLAVE 1 /* I2C controllers address */
  58. #define DA9030_I2C_ADDR 0x49 /* I2C address of DA9030 */
  59. #define CONFIG_SYS_DA9030_EXTON_DELAY 100000 /* wait x us after DA9030 reset via EXTON */
  60. #define CONFIG_SYS_I2C_INIT_BOARD 1
  61. /* #define CONFIG_HW_WATCHDOG 1 /\* Required for hitting the DA9030 WD *\/ */
  62. #define DELTA_CHECK_KEYBD 1 /* check for keys pressed during boot */
  63. #define CONFIG_PREBOOT "\0"
  64. #ifdef DELTA_CHECK_KEYBD
  65. # define KEYBD_DATALEN 4 /* we have four keys */
  66. # define KEYBD_KP_DKIN0 0x1 /* vol+ */
  67. # define KEYBD_KP_DKIN1 0x2 /* vol- */
  68. # define KEYBD_KP_DKIN2 0x3 /* multi */
  69. # define KEYBD_KP_DKIN5 0x4 /* SWKEY_GN */
  70. #endif /* DELTA_CHECK_KEYBD */
  71. /*
  72. * select serial console configuration
  73. */
  74. #define CONFIG_PXA_SERIAL
  75. #define CONFIG_FFUART 1
  76. /* allow to overwrite serial and ethaddr */
  77. #define CONFIG_ENV_OVERWRITE
  78. #define CONFIG_BAUDRATE 115200
  79. /*
  80. * BOOTP options
  81. */
  82. #define CONFIG_BOOTP_BOOTFILESIZE
  83. #define CONFIG_BOOTP_BOOTPATH
  84. #define CONFIG_BOOTP_GATEWAY
  85. #define CONFIG_BOOTP_HOSTNAME
  86. /*
  87. * Command line configuration.
  88. */
  89. #include <config_cmd_default.h>
  90. #ifdef TURN_ON_ETHERNET
  91. #define CONFIG_CMD_PING
  92. #else
  93. #define CONFIG_CMD_SAVEENV
  94. #define CONFIG_CMD_NAND
  95. #define CONFIG_CMD_I2C
  96. #undef CONFIG_CMD_NET
  97. #undef CONFIG_CMD_FLASH
  98. #undef CONFIG_CMD_IMLS
  99. #endif
  100. /* USB */
  101. #define CONFIG_USB_OHCI_NEW 1
  102. #define CONFIG_USB_STORAGE 1
  103. #define CONFIG_DOS_PARTITION 1
  104. #include <asm/arch/pxa-regs.h> /* for OHCI_REGS_BASE */
  105. #undef CONFIG_SYS_USB_OHCI_BOARD_INIT
  106. #define CONFIG_SYS_USB_OHCI_CPU_INIT 1
  107. #define CONFIG_SYS_USB_OHCI_REGS_BASE OHCI_REGS_BASE
  108. #define CONFIG_SYS_USB_OHCI_SLOT_NAME "delta"
  109. #define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 3
  110. #define CONFIG_BOOTDELAY -1
  111. #define CONFIG_ETHADDR 08:00:3e:26:0a:5b
  112. #define CONFIG_NETMASK 255.255.0.0
  113. #define CONFIG_IPADDR 192.168.0.21
  114. #define CONFIG_SERVERIP 192.168.0.250
  115. #define CONFIG_BOOTCOMMAND "bootm 80000"
  116. #define CONFIG_BOOTARGS "root=/dev/mtdblock2 rootfstype=cramfs console=ttyS0,115200"
  117. #define CONFIG_CMDLINE_TAG
  118. #define CONFIG_TIMESTAMP
  119. #if defined(CONFIG_CMD_KGDB)
  120. #define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */
  121. #define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */
  122. #endif
  123. /*
  124. * Miscellaneous configurable options
  125. */
  126. #define CONFIG_SYS_HUSH_PARSER 1
  127. #define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
  128. #define CONFIG_SYS_LONGHELP /* undef to save memory */
  129. #ifdef CONFIG_SYS_HUSH_PARSER
  130. #define CONFIG_SYS_PROMPT "$ " /* Monitor Command Prompt */
  131. #else
  132. #define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */
  133. #endif
  134. #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
  135. #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
  136. #define CONFIG_SYS_MAXARGS 16 /* max number of command args */
  137. #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
  138. #define CONFIG_SYS_DEVICE_NULLDEV 1
  139. #define CONFIG_SYS_MEMTEST_START 0x80400000 /* memtest works on */
  140. #define CONFIG_SYS_MEMTEST_END 0x80800000 /* 4 ... 8 MB in DRAM */
  141. #define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_DRAM_BASE + 0x8000) /* default load address */
  142. #define CONFIG_SYS_HZ 1000
  143. /* Monahans Core Frequency */
  144. #define CONFIG_SYS_MONAHANS_RUN_MODE_OSC_RATIO 16 /* valid values: 8, 16, 24, 31 */
  145. #define CONFIG_SYS_MONAHANS_TURBO_RUN_MODE_RATIO 1 /* valid values: 1, 2 */
  146. /* valid baudrates */
  147. #define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
  148. #ifdef CONFIG_MMC
  149. #define CONFIG_PXA_MMC
  150. #define CONFIG_CMD_MMC
  151. #define CONFIG_SYS_MMC_BASE 0xF0000000
  152. #endif
  153. /*
  154. * Stack sizes
  155. *
  156. * The stack sizes are set up in start.S using the settings below
  157. */
  158. #define CONFIG_STACKSIZE (128*1024) /* regular stack */
  159. #ifdef CONFIG_USE_IRQ
  160. #define CONFIG_STACKSIZE_IRQ (4*1024) /* IRQ stack */
  161. #define CONFIG_STACKSIZE_FIQ (4*1024) /* FIQ stack */
  162. #endif
  163. /*
  164. * Physical Memory Map
  165. */
  166. #define CONFIG_NR_DRAM_BANKS 4 /* we have 2 banks of DRAM */
  167. #define PHYS_SDRAM_1 0x80000000 /* SDRAM Bank #1 */
  168. #define PHYS_SDRAM_1_SIZE 0x1000000 /* 64 MB */
  169. #define PHYS_SDRAM_2 0x81000000 /* SDRAM Bank #2 */
  170. #define PHYS_SDRAM_2_SIZE 0x1000000 /* 64 MB */
  171. #define PHYS_SDRAM_3 0x82000000 /* SDRAM Bank #3 */
  172. #define PHYS_SDRAM_3_SIZE 0x1000000 /* 64 MB */
  173. #define PHYS_SDRAM_4 0x83000000 /* SDRAM Bank #4 */
  174. #define PHYS_SDRAM_4_SIZE 0x1000000 /* 64 MB */
  175. #define CONFIG_SYS_DRAM_BASE 0x80000000 /* at CS0 */
  176. #define CONFIG_SYS_DRAM_SIZE 0x04000000 /* 64 MB Ram */
  177. #undef CONFIG_SYS_SKIP_DRAM_SCRUB
  178. /*
  179. * NAND Flash
  180. */
  181. #define CONFIG_SYS_NAND0_BASE 0x0 /* 0x43100040 */ /* 0x10000000 */
  182. #undef CONFIG_SYS_NAND1_BASE
  183. #define CONFIG_SYS_NAND_BASE_LIST { CONFIG_SYS_NAND0_BASE }
  184. #define CONFIG_SYS_MAX_NAND_DEVICE 1 /* Max number of NAND devices */
  185. /* nand timeout values */
  186. #define CONFIG_SYS_NAND_PROG_ERASE_TO 3000
  187. #define CONFIG_SYS_NAND_OTHER_TO 100
  188. #define CONFIG_SYS_NAND_SENDCMD_RETRY 3
  189. #undef NAND_ALLOW_ERASE_ALL /* Allow erasing bad blocks - don't use */
  190. /* NAND Timing Parameters (in ns) */
  191. #define NAND_TIMING_tCH 10
  192. #define NAND_TIMING_tCS 0
  193. #define NAND_TIMING_tWH 20
  194. #define NAND_TIMING_tWP 40
  195. #define NAND_TIMING_tRH 20
  196. #define NAND_TIMING_tRP 40
  197. #define NAND_TIMING_tR 11123
  198. #define NAND_TIMING_tWHR 100
  199. #define NAND_TIMING_tAR 10
  200. /* NAND debugging */
  201. #define CONFIG_SYS_DFC_DEBUG1 /* usefull */
  202. #undef CONFIG_SYS_DFC_DEBUG2 /* noisy */
  203. #undef CONFIG_SYS_DFC_DEBUG3 /* extremly noisy */
  204. #define CONFIG_MTD_DEBUG
  205. #define CONFIG_MTD_DEBUG_VERBOSE 1
  206. #define CONFIG_SYS_NO_FLASH 1
  207. #define CONFIG_ENV_IS_IN_NAND 1
  208. #define CONFIG_ENV_OFFSET 0x40000
  209. #define CONFIG_ENV_OFFSET_REDUND 0x44000
  210. #define CONFIG_ENV_SIZE 0x4000
  211. #endif /* __CONFIG_H */