davinci_dm365evm.h 5.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180
  1. /*
  2. * Copyright (C) 2009 Texas Instruments Incorporated
  3. *
  4. * This program is free software; you can redistribute it and/or
  5. * modify it under the terms of the GNU General Public License as
  6. * published by the Free Software Foundation; either version 2 of
  7. * the License, or (at your option) any later version.
  8. *
  9. * This program is distributed in the hope that it will be useful,
  10. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  11. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  12. * GNU General Public License for more details.
  13. *
  14. * You should have received a copy of the GNU General Public License
  15. * along with this program; if not, write to the Free Software
  16. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  17. * MA 02111-1307 USA
  18. */
  19. #ifndef __CONFIG_H
  20. #define __CONFIG_H
  21. /* Spectrum Digital TMS320DM365 EVM board */
  22. #define DAVINCI_DM365EVM
  23. #define CONFIG_SKIP_LOWLEVEL_INIT /* U-Boot is a 3rd stage loader */
  24. #define CONFIG_SKIP_RELOCATE_UBOOT
  25. #define CONFIG_SYS_NO_FLASH /* that is, no *NOR* flash */
  26. #define CONFIG_SYS_CONSOLE_INFO_QUIET
  27. /* SoC Configuration */
  28. #define CONFIG_ARM926EJS /* arm926ejs CPU */
  29. #define CONFIG_SYS_TIMERBASE 0x01c21400 /* use timer 0 */
  30. #define CONFIG_SYS_HZ_CLOCK 24000000 /* timer0 freq */
  31. #define CONFIG_SYS_HZ 1000
  32. #define CONFIG_SOC_DM365
  33. /* Memory Info */
  34. #define CONFIG_NR_DRAM_BANKS 1
  35. #define PHYS_SDRAM_1 0x80000000
  36. #define PHYS_SDRAM_1_SIZE (128 << 20) /* 128 MiB */
  37. /* Serial Driver info: UART0 for console */
  38. #define CONFIG_SYS_NS16550
  39. #define CONFIG_SYS_NS16550_SERIAL
  40. #define CONFIG_SYS_NS16550_REG_SIZE -4
  41. #define CONFIG_SYS_NS16550_COM1 0x01c20000
  42. #define CONFIG_SYS_NS16550_CLK CONFIG_SYS_HZ_CLOCK
  43. #define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
  44. #define CONFIG_CONS_INDEX 1
  45. #define CONFIG_BAUDRATE 115200
  46. /* EEPROM definitions for EEPROM on DM365 EVM */
  47. #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2
  48. #define CONFIG_SYS_I2C_EEPROM_ADDR 0x50
  49. #define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 6
  50. #define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 20
  51. /* Network Configuration */
  52. #define CONFIG_DRIVER_TI_EMAC
  53. #define CONFIG_MII
  54. #define CONFIG_BOOTP_DEFAULT
  55. #define CONFIG_BOOTP_DNS
  56. #define CONFIG_BOOTP_DNS2
  57. #define CONFIG_BOOTP_SEND_HOSTNAME
  58. #define CONFIG_NET_RETRY_COUNT 10
  59. #define CONFIG_NET_MULTI
  60. /* I2C */
  61. #define CONFIG_HARD_I2C
  62. #define CONFIG_DRIVER_DAVINCI_I2C
  63. #define CONFIG_SYS_I2C_SPEED 400000
  64. #define CONFIG_SYS_I2C_SLAVE 0x10 /* SMBus host address */
  65. /* NAND: socketed, two chipselects, normally 2 GBytes */
  66. #define CONFIG_NAND_DAVINCI
  67. #define CONFIG_SYS_NAND_USE_FLASH_BBT
  68. #define CONFIG_SYS_NAND_4BIT_HW_ECC_OOBFIRST
  69. #define CONFIG_SYS_NAND_PAGE_2K
  70. #define CONFIG_SYS_NAND_LARGEPAGE
  71. #define CONFIG_SYS_NAND_BASE_LIST { 0x02000000, }
  72. /* socket has two chipselects, nCE0 gated by address BIT(14) */
  73. #define CONFIG_SYS_MAX_NAND_DEVICE 1
  74. #define CONFIG_SYS_NAND_MAX_CHIPS 2
  75. /* U-Boot command configuration */
  76. #include <config_cmd_default.h>
  77. #undef CONFIG_CMD_BDI
  78. #undef CONFIG_CMD_FLASH
  79. #undef CONFIG_CMD_FPGA
  80. #undef CONFIG_CMD_SETGETDCR
  81. #define CONFIG_CMD_ASKENV
  82. #define CONFIG_CMD_DHCP
  83. #define CONFIG_CMD_I2C
  84. #define CONFIG_CMD_PING
  85. #define CONFIG_CMD_SAVES
  86. #ifdef CONFIG_NAND_DAVINCI
  87. #define CONFIG_CMD_MTDPARTS
  88. #define CONFIG_MTD_PARTITIONS
  89. #define CONFIG_MTD_DEVICE
  90. #define CONFIG_CMD_NAND
  91. #define CONFIG_CMD_UBI
  92. #define CONFIG_RBTREE
  93. #endif
  94. #define CONFIG_CRC32_VERIFY
  95. #define CONFIG_MX_CYCLIC
  96. /* U-Boot general configuration */
  97. #undef CONFIG_USE_IRQ /* No IRQ/FIQ in U-Boot */
  98. #define CONFIG_BOOTFILE "uImage" /* Boot file name */
  99. #define CONFIG_SYS_PROMPT "DM365 EVM # " /* Monitor Command Prompt */
  100. #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
  101. #define CONFIG_SYS_PBSIZE /* Print buffer size */ \
  102. (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
  103. #define CONFIG_SYS_MAXARGS 16 /* max number of command args */
  104. #define CONFIG_SYS_HUSH_PARSER
  105. #define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
  106. #define CONFIG_SYS_LONGHELP
  107. #ifdef CONFIG_NAND_DAVINCI
  108. #define CONFIG_ENV_SIZE (256 << 10) /* 256 KiB */
  109. #define CONFIG_ENV_IS_IN_NAND
  110. #define CONFIG_ENV_OFFSET 0x3C0000
  111. #undef CONFIG_ENV_IS_IN_FLASH
  112. #endif
  113. #define CONFIG_BOOTDELAY 3
  114. #define CONFIG_BOOTCOMMAND \
  115. "dhcp;bootm"
  116. #define CONFIG_BOOTARGS \
  117. "console=ttyS0,115200n8 " \
  118. "root=/dev/mmcblk0p1 rootwait rootfstype=ext3 ro"
  119. #define CONFIG_CMDLINE_EDITING
  120. #define CONFIG_VERSION_VARIABLE
  121. #define CONFIG_TIMESTAMP
  122. /* U-Boot memory configuration */
  123. #define CONFIG_STACKSIZE (256 << 10) /* 256 KiB */
  124. #define CONFIG_SYS_MALLOC_LEN (1 << 20) /* 1 MiB */
  125. #define CONFIG_SYS_GBL_DATA_SIZE 128 /* for initial data */
  126. #define CONFIG_SYS_MEMTEST_START 0x87000000 /* physical address */
  127. #define CONFIG_SYS_MEMTEST_END 0x88000000 /* test 16MB RAM */
  128. /* Linux interfacing */
  129. #define CONFIG_CMDLINE_TAG
  130. #define CONFIG_SETUP_MEMORY_TAGS
  131. #define CONFIG_SYS_BARGSIZE 1024 /* bootarg Size */
  132. #define CONFIG_SYS_LOAD_ADDR 0x80700000 /* kernel address */
  133. /* NAND configuration issocketed with two chipselects just like the DM355 EVM.
  134. * It normally comes with a 2GByte SLC part with 2KB pages
  135. * (and 128KB erase blocks); other
  136. * 2GByte parts may have 4KB pages, 256KB erase blocks, and use MLC. (MLC
  137. * pretty much demands the 4-bit ECC support.) You can of course swap in
  138. * other parts, including small page ones.
  139. */
  140. #define MTDIDS_DEFAULT "nand0=davinci_nand.0"
  141. #ifdef CONFIG_SYS_NAND_LARGEPAGE
  142. /* Use same layout for 128K/256K blocks; allow some bad blocks */
  143. #define PART_BOOT "2m(bootloader)ro,"
  144. #else
  145. /* Assume 16K erase blocks; allow a few bad ones. */
  146. #define PART_BOOT "512k(bootloader)ro,"
  147. #endif
  148. #define PART_KERNEL "4m(kernel)," /* kernel + initramfs */
  149. #define PART_REST "-(filesystem)"
  150. #define MTDPARTS_DEFAULT \
  151. "mtdparts=davinci_nand.0:" PART_BOOT PART_KERNEL PART_REST
  152. #endif /* __CONFIG_H */