at91cap9adk.h 6.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217
  1. /*
  2. * (C) Copyright 2007-2008
  3. * Stelian Pop <stelian.pop@leadtechdesign.com>
  4. * Lead Tech Design <www.leadtechdesign.com>
  5. *
  6. * Configuation settings for the AT91CAP9ADK board.
  7. *
  8. * See file CREDITS for list of people who contributed to this
  9. * project.
  10. *
  11. * This program is free software; you can redistribute it and/or
  12. * modify it under the terms of the GNU General Public License as
  13. * published by the Free Software Foundation; either version 2 of
  14. * the License, or (at your option) any later version.
  15. *
  16. * This program is distributed in the hope that it will be useful,
  17. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  18. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  19. * GNU General Public License for more details.
  20. *
  21. * You should have received a copy of the GNU General Public License
  22. * along with this program; if not, write to the Free Software
  23. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  24. * MA 02111-1307 USA
  25. */
  26. #ifndef __CONFIG_H
  27. #define __CONFIG_H
  28. /* ARM asynchronous clock */
  29. #define AT91_MAIN_CLOCK 12000000 /* 12 MHz crystal */
  30. #define CONFIG_SYS_HZ 1000
  31. #define CONFIG_ARM926EJS 1 /* This is an ARM926EJS Core */
  32. #define CONFIG_AT91CAP9 1 /* It's an Atmel AT91CAP9 SoC */
  33. #define CONFIG_AT91CAP9ADK 1 /* on an AT91CAP9ADK Board */
  34. #define CONFIG_ARCH_CPU_INIT
  35. #undef CONFIG_USE_IRQ /* we don't need IRQ/FIQ stuff */
  36. #define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
  37. #define CONFIG_SETUP_MEMORY_TAGS 1
  38. #define CONFIG_INITRD_TAG 1
  39. #define CONFIG_SKIP_LOWLEVEL_INIT
  40. #define CONFIG_SKIP_RELOCATE_UBOOT
  41. /*
  42. * Hardware drivers
  43. */
  44. #define CONFIG_ATMEL_USART 1
  45. #undef CONFIG_USART0
  46. #undef CONFIG_USART1
  47. #undef CONFIG_USART2
  48. #define CONFIG_USART3 1 /* USART 3 is DBGU */
  49. /* LCD */
  50. #define CONFIG_LCD 1
  51. #define LCD_BPP LCD_COLOR8
  52. #define CONFIG_LCD_LOGO 1
  53. #undef LCD_TEST_PATTERN
  54. #define CONFIG_LCD_INFO 1
  55. #define CONFIG_LCD_INFO_BELOW_LOGO 1
  56. #define CONFIG_SYS_WHITE_ON_BLACK 1
  57. #define CONFIG_ATMEL_LCD 1
  58. #define CONFIG_ATMEL_LCD_BGR555 1
  59. #define CONFIG_SYS_CONSOLE_IS_IN_ENV 1
  60. /* LED */
  61. #define CONFIG_AT91_LED
  62. #define CONFIG_RED_LED AT91_PIN_PC29 /* this is the power led */
  63. #define CONFIG_GREEN_LED AT91_PIN_PA10 /* this is the user1 led */
  64. #define CONFIG_YELLOW_LED AT91_PIN_PA11 /* this is the user1 led */
  65. #define CONFIG_BOOTDELAY 3
  66. /*
  67. * BOOTP options
  68. */
  69. #define CONFIG_BOOTP_BOOTFILESIZE 1
  70. #define CONFIG_BOOTP_BOOTPATH 1
  71. #define CONFIG_BOOTP_GATEWAY 1
  72. #define CONFIG_BOOTP_HOSTNAME 1
  73. /*
  74. * Command line configuration.
  75. */
  76. #include <config_cmd_default.h>
  77. #undef CONFIG_CMD_BDI
  78. #undef CONFIG_CMD_FPGA
  79. #undef CONFIG_CMD_IMI
  80. #undef CONFIG_CMD_LOADS
  81. #undef CONFIG_CMD_SOURCE
  82. #define CONFIG_CMD_PING 1
  83. #define CONFIG_CMD_DHCP 1
  84. #define CONFIG_CMD_NAND 1
  85. #define CONFIG_CMD_USB 1
  86. /* SDRAM: Careful: this supposes an AT91CAP-MEM33 expansion card */
  87. #define CONFIG_NR_DRAM_BANKS 1
  88. #define PHYS_SDRAM 0x70000000
  89. #define PHYS_SDRAM_SIZE 0x04000000 /* 64 megs */
  90. /* DataFlash */
  91. #define CONFIG_ATMEL_DATAFLASH_SPI
  92. #define CONFIG_HAS_DATAFLASH 1
  93. #define CONFIG_SYS_SPI_WRITE_TOUT (5*CONFIG_SYS_HZ)
  94. #define CONFIG_SYS_MAX_DATAFLASH_BANKS 1
  95. #define CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS0 0xC0000000 /* CS0 */
  96. #define AT91_SPI_CLK 15000000
  97. #define DATAFLASH_TCSS (0x1a << 16)
  98. #define DATAFLASH_TCHS (0x1 << 24)
  99. /* NOR flash */
  100. #define CONFIG_SYS_FLASH_CFI 1
  101. #define CONFIG_FLASH_CFI_DRIVER 1
  102. #define PHYS_FLASH_1 0x10000000
  103. #define CONFIG_SYS_FLASH_BASE PHYS_FLASH_1
  104. #define CONFIG_SYS_MAX_FLASH_SECT 256
  105. #define CONFIG_SYS_MAX_FLASH_BANKS 1
  106. /* our ALE is AD21 */
  107. #define CONFIG_SYS_NAND_MASK_ALE (1 << 21)
  108. /* our CLE is AD22 */
  109. #define CONFIG_SYS_NAND_MASK_CLE (1 << 22)
  110. #define CONFIG_SYS_NAND_ENABLE_PIN AT91_PIN_PD15
  111. /* NAND flash */
  112. #ifdef CONFIG_CMD_NAND
  113. #define CONFIG_NAND_ATMEL
  114. #define CONFIG_SYS_MAX_NAND_DEVICE 1
  115. #define CONFIG_SYS_NAND_BASE 0x40000000
  116. #define CONFIG_SYS_NAND_DBW_8 1
  117. #endif
  118. /* Ethernet */
  119. #define CONFIG_MACB 1
  120. #define CONFIG_RMII 1
  121. #define CONFIG_NET_MULTI 1
  122. #define CONFIG_NET_RETRY_COUNT 20
  123. #define CONFIG_RESET_PHY_R 1
  124. /* USB */
  125. #define CONFIG_USB_ATMEL
  126. #define CONFIG_USB_OHCI_NEW 1
  127. #define CONFIG_DOS_PARTITION 1
  128. #define CONFIG_SYS_USB_OHCI_CPU_INIT 1
  129. #define CONFIG_SYS_USB_OHCI_REGS_BASE 0x00700000 /* AT91_BASE_UHP */
  130. #define CONFIG_SYS_USB_OHCI_SLOT_NAME "at91cap9"
  131. #define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 2
  132. #define CONFIG_USB_STORAGE 1
  133. #define CONFIG_CMD_FAT 1
  134. #define CONFIG_SYS_LOAD_ADDR 0x72000000 /* load address */
  135. #define CONFIG_SYS_MEMTEST_START PHYS_SDRAM
  136. #define CONFIG_SYS_MEMTEST_END 0x73e00000
  137. #define CONFIG_SYS_USE_DATAFLASH 1
  138. #undef CONFIG_SYS_USE_NORFLASH
  139. #ifdef CONFIG_SYS_USE_DATAFLASH
  140. /* bootstrap + u-boot + env + linux in dataflash */
  141. #define CONFIG_ENV_IS_IN_DATAFLASH 1
  142. #define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS0 + 0x8400)
  143. #define CONFIG_ENV_OFFSET 0x4200
  144. #define CONFIG_ENV_ADDR (CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS0 + CONFIG_ENV_OFFSET)
  145. #define CONFIG_ENV_SIZE 0x4200
  146. #define CONFIG_BOOTCOMMAND "cp.b 0xC0042000 0x72000000 0x210000; bootm"
  147. #define CONFIG_BOOTARGS "console=ttyS0,115200 " \
  148. "root=/dev/mtdblock1 " \
  149. "mtdparts=physmap-flash.0:-(nor);" \
  150. "atmel_nand:-(root) " \
  151. "rw rootfstype=jffs2"
  152. #else
  153. /* bootstrap + u-boot + env + linux in norflash */
  154. #define CONFIG_ENV_IS_IN_FLASH 1
  155. #define CONFIG_SYS_MONITOR_BASE (PHYS_FLASH_1 + 0x8000)
  156. #define CONFIG_ENV_OFFSET 0x4000
  157. #define CONFIG_ENV_ADDR (PHYS_FLASH_1 + CONFIG_ENV_OFFSET)
  158. #define CONFIG_ENV_SIZE 0x4000
  159. #define CONFIG_BOOTCOMMAND "cp.b 0x10040000 0x72000000 0x200000; bootm"
  160. #define CONFIG_BOOTARGS "console=ttyS0,115200 " \
  161. "root=/dev/mtdblock4 " \
  162. "mtdparts=physmap-flash.0:16k(bootstrap)ro,"\
  163. "16k(env),224k(uboot)ro,-(linux);" \
  164. "atmel_nand:-(root) " \
  165. "rw rootfstype=jffs2"
  166. #endif
  167. #define CONFIG_BAUDRATE 115200
  168. #define CONFIG_SYS_BAUDRATE_TABLE {115200 , 19200, 38400, 57600, 9600 }
  169. #define CONFIG_SYS_PROMPT "U-Boot> "
  170. #define CONFIG_SYS_CBSIZE 256
  171. #define CONFIG_SYS_MAXARGS 16
  172. #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
  173. #define CONFIG_SYS_LONGHELP 1
  174. #define CONFIG_CMDLINE_EDITING 1
  175. /*
  176. * Size of malloc() pool
  177. */
  178. #define CONFIG_SYS_MALLOC_LEN ROUND(CONFIG_ENV_SIZE + 128*1024, 0x1000)
  179. #define CONFIG_SYS_GBL_DATA_SIZE 128 /* 128 bytes for initial data */
  180. #define CONFIG_STACKSIZE (32*1024) /* regular stack */
  181. #ifdef CONFIG_USE_IRQ
  182. #error CONFIG_USE_IRQ not supported
  183. #endif
  184. #endif