VOH405.h 17 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430
  1. /*
  2. * (C) Copyright 2001-2003
  3. * Stefan Roese, esd gmbh germany, stefan.roese@esd-electronics.com
  4. *
  5. * See file CREDITS for list of people who contributed to this
  6. * project.
  7. *
  8. * This program is free software; you can redistribute it and/or
  9. * modify it under the terms of the GNU General Public License as
  10. * published by the Free Software Foundation; either version 2 of
  11. * the License, or (at your option) any later version.
  12. *
  13. * This program is distributed in the hope that it will be useful,
  14. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  16. * GNU General Public License for more details.
  17. *
  18. * You should have received a copy of the GNU General Public License
  19. * along with this program; if not, write to the Free Software
  20. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  21. * MA 02111-1307 USA
  22. */
  23. /*
  24. * board/config.h - configuration options, board specific
  25. */
  26. #ifndef __CONFIG_H
  27. #define __CONFIG_H
  28. /*
  29. * High Level Configuration Options
  30. * (easy to change)
  31. */
  32. #define CONFIG_405EP 1 /* This is a PPC405 CPU */
  33. #define CONFIG_4xx 1 /* ...member of PPC4xx family */
  34. #define CONFIG_VOH405 1 /* ...on a VOH405 board */
  35. #define CONFIG_BOARD_EARLY_INIT_F 1 /* call board_early_init_f() */
  36. #define CONFIG_MISC_INIT_R 1 /* call misc_init_r() */
  37. #define CONFIG_SYS_CLK_FREQ 33333400 /* external frequency to pll */
  38. #define CONFIG_BAUDRATE 9600
  39. #define CONFIG_BOOTDELAY 3 /* autoboot after 3 seconds */
  40. #undef CONFIG_BOOTARGS
  41. #undef CONFIG_BOOTCOMMAND
  42. #define CONFIG_PREBOOT /* enable preboot variable */
  43. #define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
  44. #define CONFIG_NET_MULTI 1
  45. #undef CONFIG_HAS_ETH1
  46. #define CONFIG_PPC4xx_EMAC
  47. #define CONFIG_MII 1 /* MII PHY management */
  48. #define CONFIG_PHY_ADDR 0 /* PHY address */
  49. #define CONFIG_LXT971_NO_SLEEP 1 /* disable sleep mode in LXT971 */
  50. #define CONFIG_RESET_PHY_R 1 /* use reset_phy() to disable phy sleep mode */
  51. #define CONFIG_PHY_CLK_FREQ EMAC_STACR_CLK_66MHZ /* 66 MHz OPB clock*/
  52. /*
  53. * BOOTP options
  54. */
  55. #define CONFIG_BOOTP_BOOTFILESIZE
  56. #define CONFIG_BOOTP_BOOTPATH
  57. #define CONFIG_BOOTP_GATEWAY
  58. #define CONFIG_BOOTP_HOSTNAME
  59. /*
  60. * Command line configuration.
  61. */
  62. #include <config_cmd_default.h>
  63. #define CONFIG_CMD_DHCP
  64. #define CONFIG_CMD_PCI
  65. #define CONFIG_CMD_IRQ
  66. #define CONFIG_CMD_IDE
  67. #define CONFIG_CMD_FAT
  68. #define CONFIG_CMD_ELF
  69. #define CONFIG_CMD_NAND
  70. #define CONFIG_CMD_DATE
  71. #define CONFIG_CMD_I2C
  72. #define CONFIG_CMD_MII
  73. #define CONFIG_CMD_PING
  74. #define CONFIG_CMD_EEPROM
  75. #define CONFIG_MAC_PARTITION
  76. #define CONFIG_DOS_PARTITION
  77. #define CONFIG_SUPPORT_VFAT
  78. #undef CONFIG_WATCHDOG /* watchdog disabled */
  79. #define CONFIG_RTC_MC146818 /* DS1685 is MC146818 compatible*/
  80. #define CONFIG_SYS_RTC_REG_BASE_ADDR 0xF0000500 /* RTC Base Address */
  81. #define CONFIG_SDRAM_BANK0 1 /* init onboard SDRAM bank 0 */
  82. /*
  83. * Miscellaneous configurable options
  84. */
  85. #define CONFIG_SYS_LONGHELP /* undef to save memory */
  86. #define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */
  87. #undef CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */
  88. #ifdef CONFIG_SYS_HUSH_PARSER
  89. #define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
  90. #endif
  91. #if defined(CONFIG_CMD_KGDB)
  92. #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
  93. #else
  94. #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
  95. #endif
  96. #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
  97. #define CONFIG_SYS_MAXARGS 16 /* max number of command args */
  98. #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
  99. #define CONFIG_SYS_DEVICE_NULLDEV 1 /* include nulldev device */
  100. #define CONFIG_SYS_CONSOLE_INFO_QUIET 1 /* don't print console @ startup*/
  101. #define CONFIG_AUTO_COMPLETE 1 /* add autocompletion support */
  102. #define CONFIG_SYS_MEMTEST_START 0x0400000 /* memtest works on */
  103. #define CONFIG_SYS_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */
  104. #undef CONFIG_SYS_EXT_SERIAL_CLOCK /* no external serial clock used */
  105. #define CONFIG_SYS_BASE_BAUD 691200
  106. #define CONFIG_UART1_CONSOLE /* define for uart1 as console */
  107. /* The following table includes the supported baudrates */
  108. #define CONFIG_SYS_BAUDRATE_TABLE \
  109. { 300, 600, 1200, 2400, 4800, 9600, 19200, 38400, \
  110. 57600, 115200, 230400, 460800, 921600 }
  111. #define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */
  112. #define CONFIG_SYS_EXTBDINFO 1 /* To use extended board_into (bd_t) */
  113. #define CONFIG_SYS_HZ 1000 /* decrementer freq: 1 ms ticks */
  114. #define CONFIG_ZERO_BOOTDELAY_CHECK /* check for keypress on bootdelay==0 */
  115. #define CONFIG_VERSION_VARIABLE 1 /* include version env variable */
  116. #define CONFIG_SYS_RX_ETH_BUFFER 16 /* use 16 rx buffer on 405 emac */
  117. /*-----------------------------------------------------------------------
  118. * NAND-FLASH stuff
  119. *-----------------------------------------------------------------------
  120. */
  121. #define CONFIG_SYS_NAND_BASE_LIST { CONFIG_SYS_NAND_BASE }
  122. #define CONFIG_SYS_MAX_NAND_DEVICE 1 /* Max number of NAND devices */
  123. #define NAND_BIG_DELAY_US 25
  124. #define CONFIG_SYS_NAND_CE (0x80000000 >> 1) /* our CE is GPIO1 */
  125. #define CONFIG_SYS_NAND_RDY (0x80000000 >> 4) /* our RDY is GPIO4 */
  126. #define CONFIG_SYS_NAND_CLE (0x80000000 >> 2) /* our CLE is GPIO2 */
  127. #define CONFIG_SYS_NAND_ALE (0x80000000 >> 3) /* our ALE is GPIO3 */
  128. #define CONFIG_SYS_NAND_SKIP_BAD_DOT_I 1 /* ".i" read skips bad blocks */
  129. #define CONFIG_SYS_NAND_QUIET 1
  130. /*-----------------------------------------------------------------------
  131. * PCI stuff
  132. *-----------------------------------------------------------------------
  133. */
  134. #define PCI_HOST_ADAPTER 0 /* configure as pci adapter */
  135. #define PCI_HOST_FORCE 1 /* configure as pci host */
  136. #define PCI_HOST_AUTO 2 /* detected via arbiter enable */
  137. #define CONFIG_PCI /* include pci support */
  138. #define CONFIG_PCI_HOST PCI_HOST_HOST /* select pci host function */
  139. #define CONFIG_PCI_PNP /* do pci plug-and-play */
  140. /* resource configuration */
  141. #define CONFIG_PCI_SCAN_SHOW /* print pci devices @ startup */
  142. #define CONFIG_PCI_CONFIG_HOST_BRIDGE 1 /* don't skip host bridge config*/
  143. #define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x12FE /* PCI Vendor ID: esd gmbh */
  144. #define CONFIG_SYS_PCI_SUBSYS_DEVICEID 0x0405 /* PCI Device ID: CPCI-405 */
  145. #define CONFIG_SYS_PCI_CLASSCODE 0x0b20 /* PCI Class Code: Processor/PPC*/
  146. #define CONFIG_SYS_PCI_PTM1LA 0x00000000 /* point to sdram */
  147. #define CONFIG_SYS_PCI_PTM1MS 0xfc000001 /* 64MB, enable hard-wired to 1 */
  148. #define CONFIG_SYS_PCI_PTM1PCI 0x00000000 /* Host: use this pci address */
  149. #define CONFIG_SYS_PCI_PTM2LA 0xffc00000 /* point to flash */
  150. #define CONFIG_SYS_PCI_PTM2MS 0xffc00001 /* 4MB, enable */
  151. #define CONFIG_SYS_PCI_PTM2PCI 0x04000000 /* Host: use this pci address */
  152. /*-----------------------------------------------------------------------
  153. * IDE/ATA stuff
  154. *-----------------------------------------------------------------------
  155. */
  156. #undef CONFIG_IDE_8xx_DIRECT /* no pcmcia interface required */
  157. #undef CONFIG_IDE_LED /* no led for ide supported */
  158. #define CONFIG_IDE_RESET 1 /* reset for ide supported */
  159. #define CONFIG_SYS_IDE_MAXBUS 2 /* max. 2 IDE busses */
  160. #define CONFIG_SYS_IDE_MAXDEVICE (CONFIG_SYS_IDE_MAXBUS*2) /* max. 2 drives per IDE bus */
  161. #define CONFIG_SYS_ATA_BASE_ADDR 0xF0100000
  162. #define CONFIG_SYS_ATA_IDE0_OFFSET 0x0000
  163. #define CONFIG_SYS_ATA_IDE1_OFFSET 0x0010
  164. #define CONFIG_SYS_ATA_DATA_OFFSET 0x0000 /* Offset for data I/O */
  165. #define CONFIG_SYS_ATA_REG_OFFSET 0x0000 /* Offset for normal register accesses */
  166. #define CONFIG_SYS_ATA_ALT_OFFSET 0x0000 /* Offset for alternate registers */
  167. /*
  168. * For booting Linux, the board info and command line data
  169. * have to be in the first 8 MB of memory, since this is
  170. * the maximum mapped by the Linux kernel during initialization.
  171. */
  172. #define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
  173. /*-----------------------------------------------------------------------
  174. * FLASH organization
  175. */
  176. #define FLASH_BASE0_PRELIM 0xFFC00000 /* FLASH bank #0 */
  177. #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
  178. #define CONFIG_SYS_MAX_FLASH_SECT 256 /* max number of sectors on one chip */
  179. #define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
  180. #define CONFIG_SYS_FLASH_WRITE_TOUT 1000 /* Timeout for Flash Write (in ms) */
  181. #define CONFIG_SYS_FLASH_WORD_SIZE unsigned short /* flash word size (width) */
  182. #define CONFIG_SYS_FLASH_ADDR0 0x5555 /* 1st address for flash config cycles */
  183. #define CONFIG_SYS_FLASH_ADDR1 0x2AAA /* 2nd address for flash config cycles */
  184. /*
  185. * The following defines are added for buggy IOP480 byte interface.
  186. * All other boards should use the standard values (CPCI405 etc.)
  187. */
  188. #define CONFIG_SYS_FLASH_READ0 0x0000 /* 0 is standard */
  189. #define CONFIG_SYS_FLASH_READ1 0x0001 /* 1 is standard */
  190. #define CONFIG_SYS_FLASH_READ2 0x0002 /* 2 is standard */
  191. #define CONFIG_SYS_FLASH_EMPTY_INFO /* print 'E' for empty sector on flinfo */
  192. /*-----------------------------------------------------------------------
  193. * Start addresses for the final memory configuration
  194. * (Set up by the startup code)
  195. * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
  196. */
  197. #define CONFIG_SYS_SDRAM_BASE 0x00000000
  198. #define CONFIG_SYS_FLASH_BASE 0xFFF80000
  199. #define CONFIG_SYS_MONITOR_BASE TEXT_BASE
  200. #define CONFIG_SYS_MONITOR_LEN (512 * 1024) /* Reserve 512 kB for Monitor */
  201. #define CONFIG_SYS_MALLOC_LEN (2 * 1024*1024) /* Reserve 2 MB for malloc() */
  202. #if (CONFIG_SYS_MONITOR_BASE < FLASH_BASE0_PRELIM)
  203. # define CONFIG_SYS_RAMBOOT 1
  204. #else
  205. # undef CONFIG_SYS_RAMBOOT
  206. #endif
  207. /*-----------------------------------------------------------------------
  208. * Environment Variable setup
  209. */
  210. #define CONFIG_ENV_IS_IN_EEPROM 1 /* use EEPROM for environment vars */
  211. #define CONFIG_ENV_OFFSET 0x100 /* environment starts at the beginning of the EEPROM */
  212. #define CONFIG_ENV_SIZE 0x700 /* 2048 bytes may be used for env vars*/
  213. /* total size of a CAT24WC16 is 2048 bytes */
  214. #define CONFIG_SYS_NVRAM_BASE_ADDR 0xF0000500 /* NVRAM base address */
  215. #define CONFIG_SYS_NVRAM_SIZE 242 /* NVRAM size */
  216. /*-----------------------------------------------------------------------
  217. * I2C EEPROM (CAT24WC16) for environment
  218. */
  219. #define CONFIG_HARD_I2C /* I2c with hardware support */
  220. #define CONFIG_SYS_I2C_SPEED 100000 /* I2C speed and slave address */
  221. #define CONFIG_SYS_I2C_SLAVE 0x7F
  222. #define CONFIG_SYS_I2C_EEPROM_ADDR 0x50 /* EEPROM CAT24WC08 */
  223. #define CONFIG_SYS_EEPROM_WREN 1
  224. /* CAT24WC32/64... */
  225. #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2 /* Bytes of address */
  226. /* mask of address bits that overflow into the "EEPROM chip address" */
  227. #define CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW 0x01
  228. #define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 5 /* The Catalyst CAT24WC32 has */
  229. /* 32 byte page write mode using*/
  230. /* last 5 bits of the address */
  231. #define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 10 /* and takes up to 10 msec */
  232. /*-----------------------------------------------------------------------
  233. * External Bus Controller (EBC) Setup
  234. */
  235. #define CAN_BA 0xF0000000 /* CAN Base Address */
  236. #define DUART0_BA 0xF0000400 /* DUART Base Address */
  237. #define DUART1_BA 0xF0000408 /* DUART Base Address */
  238. #define RTC_BA 0xF0000500 /* RTC Base Address */
  239. #define VGA_BA 0xF1000000 /* Epson VGA Base Address */
  240. #define CONFIG_SYS_NAND_BASE 0xF4000000 /* NAND FLASH Base Address */
  241. /* Memory Bank 0 (Flash Bank 0, NOR-FLASH) initialization */
  242. #define CONFIG_SYS_EBC_PB0AP 0x92015480
  243. /*#define CONFIG_SYS_EBC_PB0AP 0x08055880 /XXX* TWT=16,CSN=1,OEN=1,WBN=1,WBF=1,TH=4,SOR=1 */
  244. #define CONFIG_SYS_EBC_PB0CR 0xFFC5A000 /* BAS=0xFFC,BS=4MB,BU=R/W,BW=16bit */
  245. /* Memory Bank 1 (Flash Bank 1, NAND-FLASH) initialization */
  246. #define CONFIG_SYS_EBC_PB1AP 0x92015480
  247. #define CONFIG_SYS_EBC_PB1CR 0xF4018000 /* BAS=0xF40,BS=1MB,BU=R/W,BW=8bit */
  248. /* Memory Bank 2 (8 Bit Peripheral: CAN, UART, RTC) initialization */
  249. #define CONFIG_SYS_EBC_PB2AP 0x010053C0 /* BWT=2,WBN=1,WBF=1,TH=1,RE=1,SOR=1,BEM=1 */
  250. #define CONFIG_SYS_EBC_PB2CR 0xF0018000 /* BAS=0xF00,BS=1MB,BU=R/W,BW=8bit */
  251. /* Memory Bank 3 (16 Bit Peripheral: FPGA internal, dig. IO) initialization */
  252. #define CONFIG_SYS_EBC_PB3AP 0x010053C0 /* BWT=2,WBN=1,WBF=1,TH=1,RE=1,SOR=1,BEM=1 */
  253. #define CONFIG_SYS_EBC_PB3CR 0xF011A000 /* BAS=0xF01,BS=1MB,BU=R/W,BW=16bit */
  254. /* Memory Bank 4 (Epson VGA) initialization */
  255. #define CONFIG_SYS_EBC_PB4AP 0x03805380 /* BWT=2,WBN=1,WBF=1,TH=1,RE=1,SOR=1,BEM=0 */
  256. #define CONFIG_SYS_EBC_PB4CR VGA_BA | 0x7A000 /* BAS=0xF10,BS=8MB,BU=R/W,BW=16bit */
  257. /*-----------------------------------------------------------------------
  258. * LCD Setup
  259. */
  260. #define CONFIG_SYS_LCD_BIG_MEM 0xF1200000 /* Epson S1D13806 Mem Base Address */
  261. #define CONFIG_SYS_LCD_BIG_REG 0xF1000000 /* Epson S1D13806 Reg Base Address */
  262. #define CONFIG_SYS_LCD_SMALL_MEM 0xF1400000 /* Epson S1D13704 Mem Base Address */
  263. #define CONFIG_SYS_LCD_SMALL_REG 0xF140FFE0 /* Epson S1D13704 Reg Base Address */
  264. #define CONFIG_SYS_VIDEO_LOGO_MAX_SIZE (1 << 20)
  265. /*-----------------------------------------------------------------------
  266. * FPGA stuff
  267. */
  268. #define CONFIG_SYS_FPGA_BASE_ADDR 0xF0100100 /* FPGA internal Base Address */
  269. /* FPGA internal regs */
  270. #define CONFIG_SYS_FPGA_CTRL 0x000
  271. /* FPGA Control Reg */
  272. #define CONFIG_SYS_FPGA_CTRL_CF_RESET 0x0001
  273. #define CONFIG_SYS_FPGA_CTRL_WDI 0x0002
  274. #define CONFIG_SYS_FPGA_CTRL_PS2_RESET 0x0020
  275. #define CONFIG_SYS_FPGA_SPARTAN2 1 /* using Xilinx Spartan 2 now */
  276. #define CONFIG_SYS_FPGA_MAX_SIZE 128*1024 /* 128kByte is enough for XC2S50E*/
  277. /* FPGA program pin configuration */
  278. #define CONFIG_SYS_FPGA_PRG 0x04000000 /* FPGA program pin (ppc output) */
  279. #define CONFIG_SYS_FPGA_CLK 0x02000000 /* FPGA clk pin (ppc output) */
  280. #define CONFIG_SYS_FPGA_DATA 0x01000000 /* FPGA data pin (ppc output) */
  281. #define CONFIG_SYS_FPGA_INIT 0x00010000 /* FPGA init pin (ppc input) */
  282. #define CONFIG_SYS_FPGA_DONE 0x00008000 /* FPGA done pin (ppc input) */
  283. /*-----------------------------------------------------------------------
  284. * Definitions for initial stack pointer and data area (in data cache)
  285. */
  286. /* use on chip memory ( OCM ) for temperary stack until sdram is tested */
  287. #define CONFIG_SYS_TEMP_STACK_OCM 1
  288. /* On Chip Memory location */
  289. #define CONFIG_SYS_OCM_DATA_ADDR 0xF8000000
  290. #define CONFIG_SYS_OCM_DATA_SIZE 0x1000
  291. #define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_OCM_DATA_ADDR /* inside of SDRAM */
  292. #define CONFIG_SYS_INIT_RAM_END CONFIG_SYS_OCM_DATA_SIZE /* End of used area in RAM */
  293. #define CONFIG_SYS_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */
  294. #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_END - CONFIG_SYS_GBL_DATA_SIZE)
  295. #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
  296. /*-----------------------------------------------------------------------
  297. * Definitions for GPIO setup (PPC405EP specific)
  298. *
  299. * GPIO0[0] - External Bus Controller BLAST output
  300. * GPIO0[1-9] - Instruction trace outputs -> GPIO
  301. * GPIO0[10-13] - External Bus Controller CS_1 - CS_4 outputs
  302. * GPIO0[14-16] - External Bus Controller ABUS3-ABUS5 outputs -> GPIO
  303. * GPIO0[17-23] - External Interrupts IRQ0 - IRQ6 inputs
  304. * GPIO0[24-27] - UART0 control signal inputs/outputs
  305. * GPIO0[28-29] - UART1 data signal input/output
  306. * GPIO0[30-31] - EMAC0 and EMAC1 reject packet inputs -> GPIO
  307. */
  308. #define CONFIG_SYS_GPIO0_OSRH 0x00000550
  309. #define CONFIG_SYS_GPIO0_OSRL 0x00000110
  310. #define CONFIG_SYS_GPIO0_ISR1H 0x00000000
  311. #define CONFIG_SYS_GPIO0_ISR1L 0x15555440
  312. #define CONFIG_SYS_GPIO0_TSRH 0x00000000
  313. #define CONFIG_SYS_GPIO0_TSRL 0x00000000
  314. #define CONFIG_SYS_GPIO0_TCR 0x777E0017
  315. #define CONFIG_SYS_DUART_RST (0x80000000 >> 14)
  316. #define CONFIG_SYS_LCD_ENDIAN (0x80000000 >> 7)
  317. #define CONFIG_SYS_IIC_ON (0x80000000 >> 8)
  318. #define CONFIG_SYS_LCD0_RST (0x80000000 >> 30)
  319. #define CONFIG_SYS_LCD1_RST (0x80000000 >> 31)
  320. #define CONFIG_SYS_EEPROM_WP (0x80000000 >> 0)
  321. /*
  322. * Internal Definitions
  323. *
  324. * Boot Flags
  325. */
  326. #define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */
  327. #define BOOTFLAG_WARM 0x02 /* Software reboot */
  328. /*
  329. * Default speed selection (cpu_plb_opb_ebc) in mhz.
  330. * This value will be set if iic boot eprom is disabled.
  331. */
  332. #if 1
  333. #define PLLMR0_DEFAULT PLLMR0_266_133_66_33
  334. #define PLLMR1_DEFAULT PLLMR1_266_133_66_33
  335. #endif
  336. #if 0
  337. #define PLLMR0_DEFAULT PLLMR0_200_100_50_33
  338. #define PLLMR1_DEFAULT PLLMR1_200_100_50_33
  339. #endif
  340. #if 0
  341. #define PLLMR0_DEFAULT PLLMR0_133_66_66_33
  342. #define PLLMR1_DEFAULT PLLMR1_133_66_66_33
  343. #endif
  344. #endif /* __CONFIG_H */