at91sam9x5ek.h 4.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright (C) 2012 Atmel Corporation
  4. *
  5. * Configuation settings for the AT91SAM9X5EK board.
  6. */
  7. #ifndef __CONFIG_H__
  8. #define __CONFIG_H__
  9. /* ARM asynchronous clock */
  10. #define CONFIG_SYS_AT91_SLOW_CLOCK 32768
  11. #define CONFIG_SYS_AT91_MAIN_CLOCK 12000000 /* 12 MHz crystal */
  12. #define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
  13. #define CONFIG_SETUP_MEMORY_TAGS
  14. #define CONFIG_INITRD_TAG
  15. #define CONFIG_SKIP_LOWLEVEL_INIT
  16. /* general purpose I/O */
  17. #define CONFIG_ATMEL_LEGACY /* required until (g)pio is fixed */
  18. /*
  19. * BOOTP options
  20. */
  21. #define CONFIG_BOOTP_BOOTFILESIZE
  22. /*
  23. * define CONFIG_USB_EHCI_HCD to enable USB Hi-Speed (aka 2.0)
  24. * NB: in this case, USB 1.1 devices won't be recognized.
  25. */
  26. /* SDRAM */
  27. #define CONFIG_SYS_SDRAM_BASE 0x20000000
  28. #define CONFIG_SYS_SDRAM_SIZE 0x08000000 /* 128 megs */
  29. #define CONFIG_SYS_INIT_SP_ADDR \
  30. (CONFIG_SYS_SDRAM_BASE + 16 * 1024 - GENERATED_GBL_DATA_SIZE)
  31. /* DataFlash */
  32. #ifdef CONFIG_CMD_SF
  33. #define CONFIG_SF_DEFAULT_SPEED 30000000
  34. #endif
  35. /* NAND flash */
  36. #ifdef CONFIG_CMD_NAND
  37. #define CONFIG_SYS_MAX_NAND_DEVICE 1
  38. #define CONFIG_SYS_NAND_BASE 0x40000000
  39. #define CONFIG_SYS_NAND_DBW_8 1
  40. /* our ALE is AD21 */
  41. #define CONFIG_SYS_NAND_MASK_ALE (1 << 21)
  42. /* our CLE is AD22 */
  43. #define CONFIG_SYS_NAND_MASK_CLE (1 << 22)
  44. #define CONFIG_SYS_NAND_ENABLE_PIN AT91_PIN_PD4
  45. #define CONFIG_SYS_NAND_READY_PIN AT91_PIN_PD5
  46. #endif
  47. /* USB */
  48. #ifdef CONFIG_CMD_USB
  49. #ifndef CONFIG_USB_EHCI_HCD
  50. #define CONFIG_USB_ATMEL
  51. #define CONFIG_USB_ATMEL_CLK_SEL_UPLL
  52. #define CONFIG_USB_OHCI_NEW
  53. #define CONFIG_SYS_USB_OHCI_CPU_INIT
  54. #define CONFIG_SYS_USB_OHCI_REGS_BASE ATMEL_BASE_OHCI
  55. #define CONFIG_SYS_USB_OHCI_SLOT_NAME "at91sam9x5"
  56. #define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 3
  57. #endif
  58. #endif
  59. #define CONFIG_SYS_LOAD_ADDR 0x22000000 /* load address */
  60. #define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
  61. #define CONFIG_SYS_MEMTEST_END 0x26e00000
  62. #ifdef CONFIG_NAND_BOOT
  63. /* bootstrap + u-boot + env + linux in nandflash */
  64. #define CONFIG_ENV_OFFSET 0x140000
  65. #define CONFIG_ENV_OFFSET_REDUND 0x100000
  66. #define CONFIG_ENV_SIZE 0x20000 /* 1 sector = 128 kB */
  67. #define CONFIG_BOOTCOMMAND "nand read " \
  68. "0x22000000 0x200000 0x600000; " \
  69. "nand read 0x21000000 0x180000 0x20000; " \
  70. "bootz 0x22000000 - 0x21000000"
  71. #elif defined(CONFIG_SPI_BOOT)
  72. /* bootstrap + u-boot + env + linux in spi flash */
  73. #define CONFIG_ENV_OFFSET 0x5000
  74. #define CONFIG_ENV_SIZE 0x3000
  75. #define CONFIG_ENV_SECT_SIZE 0x1000
  76. #define CONFIG_ENV_SPI_MAX_HZ 30000000
  77. #define CONFIG_BOOTCOMMAND "sf probe 0; " \
  78. "sf read 0x22000000 0x100000 0x300000; " \
  79. "bootm 0x22000000"
  80. #elif defined(CONFIG_SYS_USE_DATAFLASH)
  81. /* bootstrap + u-boot + env + linux in data flash */
  82. #define CONFIG_ENV_OFFSET 0x4200
  83. #define CONFIG_ENV_SIZE 0x4200
  84. #define CONFIG_ENV_SECT_SIZE 0x210
  85. #define CONFIG_ENV_SPI_MAX_HZ 30000000
  86. #define CONFIG_BOOTCOMMAND "sf probe 0; " \
  87. "sf read 0x22000000 0x84000 0x294000; " \
  88. "bootm 0x22000000"
  89. #else /* CONFIG_SD_BOOT */
  90. /* bootstrap + u-boot + env + linux in mmc */
  91. #define CONFIG_ENV_SIZE 0x4000
  92. #endif
  93. /*
  94. * Size of malloc() pool
  95. */
  96. #define CONFIG_SYS_MALLOC_LEN (512 * 1024 + 0x1000)
  97. /* SPL */
  98. #define CONFIG_SPL_TEXT_BASE 0x300000
  99. #define CONFIG_SPL_MAX_SIZE 0x6000
  100. #define CONFIG_SPL_STACK 0x308000
  101. #define CONFIG_SPL_BSS_START_ADDR 0x20000000
  102. #define CONFIG_SPL_BSS_MAX_SIZE 0x80000
  103. #define CONFIG_SYS_SPL_MALLOC_START 0x20080000
  104. #define CONFIG_SYS_SPL_MALLOC_SIZE 0x80000
  105. #define CONFIG_SYS_MONITOR_LEN (512 << 10)
  106. #define CONFIG_SYS_MASTER_CLOCK 132096000
  107. #define CONFIG_SYS_AT91_PLLA 0x20c73f03
  108. #define CONFIG_SYS_MCKR 0x1301
  109. #define CONFIG_SYS_MCKR_CSS 0x1302
  110. #ifdef CONFIG_SD_BOOT
  111. #define CONFIG_SYS_MMCSD_FS_BOOT_PARTITION 1
  112. #define CONFIG_SPL_FS_LOAD_PAYLOAD_NAME "u-boot.img"
  113. #elif CONFIG_SPI_BOOT
  114. #define CONFIG_SYS_SPI_U_BOOT_OFFS 0x8400
  115. #elif CONFIG_NAND_BOOT
  116. #define CONFIG_SPL_NAND_DRIVERS
  117. #define CONFIG_SPL_NAND_BASE
  118. #endif
  119. #define CONFIG_SYS_NAND_U_BOOT_OFFS 0x40000
  120. #define CONFIG_SYS_NAND_5_ADDR_CYCLE
  121. #define CONFIG_SYS_NAND_PAGE_SIZE 0x800
  122. #define CONFIG_SYS_NAND_PAGE_COUNT 64
  123. #define CONFIG_SYS_NAND_OOBSIZE 64
  124. #define CONFIG_SYS_NAND_BLOCK_SIZE 0x20000
  125. #define CONFIG_SYS_NAND_BAD_BLOCK_POS 0x0
  126. #endif