ftmac110.h 6.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176
  1. /*
  2. * Faraday 10/100Mbps Ethernet Controller
  3. *
  4. * (C) Copyright 2013 Faraday Technology
  5. * Dante Su <dantesu@faraday-tech.com>
  6. *
  7. * SPDX-License-Identifier: GPL-2.0+
  8. */
  9. #ifndef _FTMAC110_H
  10. #define _FTMAC110_H
  11. struct ftmac110_regs {
  12. uint32_t isr; /* 0x00: Interrups Status Register */
  13. uint32_t imr; /* 0x04: Interrupt Mask Register */
  14. uint32_t mac[2]; /* 0x08: MAC Address */
  15. uint32_t mht[2]; /* 0x10: Multicast Hash Table Register */
  16. uint32_t txpd; /* 0x18: Tx Poll Demand Register */
  17. uint32_t rxpd; /* 0x1c: Rx Poll Demand Register */
  18. uint32_t txba; /* 0x20: Tx Ring Base Address Register */
  19. uint32_t rxba; /* 0x24: Rx Ring Base Address Register */
  20. uint32_t itc; /* 0x28: Interrupt Timer Control Register */
  21. uint32_t aptc; /* 0x2C: Automatic Polling Timer Control Register */
  22. uint32_t dblac; /* 0x30: DMA Burst Length&Arbitration Control */
  23. uint32_t revr; /* 0x34: Revision Register */
  24. uint32_t fear; /* 0x38: Feature Register */
  25. uint32_t rsvd[19];
  26. uint32_t maccr; /* 0x88: MAC Control Register */
  27. uint32_t macsr; /* 0x8C: MAC Status Register */
  28. uint32_t phycr; /* 0x90: PHY Control Register */
  29. uint32_t phydr; /* 0x94: PHY Data Register */
  30. uint32_t fcr; /* 0x98: Flow Control Register */
  31. uint32_t bpr; /* 0x9C: Back Pressure Register */
  32. };
  33. /*
  34. * Interrupt status/mask register(ISR/IMR) bits
  35. */
  36. #define ISR_ALL 0x3ff
  37. #define ISR_PHYSTCHG (1 << 9) /* phy status change */
  38. #define ISR_AHBERR (1 << 8) /* bus error */
  39. #define ISR_RXLOST (1 << 7) /* rx lost */
  40. #define ISR_RXFIFO (1 << 6) /* rx to fifo */
  41. #define ISR_TXLOST (1 << 5) /* tx lost */
  42. #define ISR_TXOK (1 << 4) /* tx to ethernet */
  43. #define ISR_NOTXBUF (1 << 3) /* out of tx buffer */
  44. #define ISR_TXFIFO (1 << 2) /* tx to fifo */
  45. #define ISR_NORXBUF (1 << 1) /* out of rx buffer */
  46. #define ISR_RXOK (1 << 0) /* rx to buffer */
  47. /*
  48. * MACCR control bits
  49. */
  50. #define MACCR_100M (1 << 18) /* 100Mbps mode */
  51. #define MACCR_RXBCST (1 << 17) /* rx broadcast packet */
  52. #define MACCR_RXMCST (1 << 16) /* rx multicast packet */
  53. #define MACCR_FD (1 << 15) /* full duplex */
  54. #define MACCR_CRCAPD (1 << 14) /* tx crc append */
  55. #define MACCR_RXALL (1 << 12) /* rx all packets */
  56. #define MACCR_RXFTL (1 << 11) /* rx packet even it's > 1518 byte */
  57. #define MACCR_RXRUNT (1 << 10) /* rx packet even it's < 64 byte */
  58. #define MACCR_RXMCSTHT (1 << 9) /* rx multicast hash table */
  59. #define MACCR_RXEN (1 << 8) /* rx enable */
  60. #define MACCR_RXINHDTX (1 << 6) /* rx in half duplex tx */
  61. #define MACCR_TXEN (1 << 5) /* tx enable */
  62. #define MACCR_CRCDIS (1 << 4) /* tx packet even it's crc error */
  63. #define MACCR_LOOPBACK (1 << 3) /* loop-back */
  64. #define MACCR_RESET (1 << 2) /* reset */
  65. #define MACCR_RXDMAEN (1 << 1) /* rx dma enable */
  66. #define MACCR_TXDMAEN (1 << 0) /* tx dma enable */
  67. /*
  68. * PHYCR control bits
  69. */
  70. #define PHYCR_READ (1 << 26)
  71. #define PHYCR_WRITE (1 << 27)
  72. #define PHYCR_REG_SHIFT 21
  73. #define PHYCR_ADDR_SHIFT 16
  74. /*
  75. * ITC control bits
  76. */
  77. /* Tx Cycle Length */
  78. #define ITC_TX_CYCLONG (1 << 15) /* 100Mbps=81.92us; 10Mbps=819.2us */
  79. #define ITC_TX_CYCNORM (0 << 15) /* 100Mbps=5.12us; 10Mbps=51.2us */
  80. /* Tx Threshold: Aggregate n interrupts as 1 interrupt */
  81. #define ITC_TX_THR(n) (((n) & 0x7) << 12)
  82. /* Tx Interrupt Timeout = n * Tx Cycle */
  83. #define ITC_TX_ITMO(n) (((n) & 0xf) << 8)
  84. /* Rx Cycle Length */
  85. #define ITC_RX_CYCLONG (1 << 7) /* 100Mbps=81.92us; 10Mbps=819.2us */
  86. #define ITC_RX_CYCNORM (0 << 7) /* 100Mbps=5.12us; 10Mbps=51.2us */
  87. /* Rx Threshold: Aggregate n interrupts as 1 interrupt */
  88. #define ITC_RX_THR(n) (((n) & 0x7) << 4)
  89. /* Rx Interrupt Timeout = n * Rx Cycle */
  90. #define ITC_RX_ITMO(n) (((n) & 0xf) << 0)
  91. #define ITC_DEFAULT \
  92. (ITC_TX_THR(1) | ITC_TX_ITMO(0) | ITC_RX_THR(1) | ITC_RX_ITMO(0))
  93. /*
  94. * APTC contrl bits
  95. */
  96. /* Tx Cycle Length */
  97. #define APTC_TX_CYCLONG (1 << 12) /* 100Mbps=81.92us; 10Mbps=819.2us */
  98. #define APTC_TX_CYCNORM (0 << 12) /* 100Mbps=5.12us; 10Mbps=51.2us */
  99. /* Tx Poll Timeout = n * Tx Cycle, 0=No auto polling */
  100. #define APTC_TX_PTMO(n) (((n) & 0xf) << 8)
  101. /* Rx Cycle Length */
  102. #define APTC_RX_CYCLONG (1 << 4) /* 100Mbps=81.92us; 10Mbps=819.2us */
  103. #define APTC_RX_CYCNORM (0 << 4) /* 100Mbps=5.12us; 10Mbps=51.2us */
  104. /* Rx Poll Timeout = n * Rx Cycle, 0=No auto polling */
  105. #define APTC_RX_PTMO(n) (((n) & 0xf) << 0)
  106. #define APTC_DEFAULT (APTC_TX_PTMO(0) | APTC_RX_PTMO(1))
  107. /*
  108. * DBLAC contrl bits
  109. */
  110. #define DBLAC_BURST_MAX_ANY (0 << 14) /* un-limited */
  111. #define DBLAC_BURST_MAX_32X4 (2 << 14) /* max = 32 x 4 bytes */
  112. #define DBLAC_BURST_MAX_64X4 (3 << 14) /* max = 64 x 4 bytes */
  113. #define DBLAC_RXTHR_EN (1 << 9) /* enable rx threshold arbitration */
  114. #define DBLAC_RXTHR_HIGH(n) (((n) & 0x7) << 6) /* upper bound = n/8 fifo */
  115. #define DBLAC_RXTHR_LOW(n) (((n) & 0x7) << 3) /* lower bound = n/8 fifo */
  116. #define DBLAC_BURST_CAP16 (1 << 2) /* support burst 16 */
  117. #define DBLAC_BURST_CAP8 (1 << 1) /* support burst 8 */
  118. #define DBLAC_BURST_CAP4 (1 << 0) /* support burst 4 */
  119. #define DBLAC_DEFAULT \
  120. (DBLAC_RXTHR_EN | DBLAC_RXTHR_HIGH(6) | DBLAC_RXTHR_LOW(2))
  121. /*
  122. * descriptor structure
  123. */
  124. struct ftmac110_desc {
  125. uint64_t ctrl;
  126. uint32_t pbuf;
  127. void *vbuf;
  128. };
  129. #define FTMAC110_RXD_END ((uint64_t)1 << 63)
  130. #define FTMAC110_RXD_BUFSZ(x) (((uint64_t)(x) & 0x7ff) << 32)
  131. #define FTMAC110_RXD_OWNER ((uint64_t)1 << 31) /* owner: 1=HW, 0=SW */
  132. #define FTMAC110_RXD_FRS ((uint64_t)1 << 29) /* first pkt desc */
  133. #define FTMAC110_RXD_LRS ((uint64_t)1 << 28) /* last pkt desc */
  134. #define FTMAC110_RXD_ODDNB ((uint64_t)1 << 22) /* odd nibble */
  135. #define FTMAC110_RXD_RUNT ((uint64_t)1 << 21) /* runt pkt */
  136. #define FTMAC110_RXD_FTL ((uint64_t)1 << 20) /* frame too long */
  137. #define FTMAC110_RXD_CRC ((uint64_t)1 << 19) /* pkt crc error */
  138. #define FTMAC110_RXD_ERR ((uint64_t)1 << 18) /* bus error */
  139. #define FTMAC110_RXD_ERRMASK ((uint64_t)0x1f << 18)
  140. #define FTMAC110_RXD_BCST ((uint64_t)1 << 17) /* Bcst pkt */
  141. #define FTMAC110_RXD_MCST ((uint64_t)1 << 16) /* Mcst pkt */
  142. #define FTMAC110_RXD_LEN(x) ((uint64_t)((x) & 0x7ff))
  143. #define FTMAC110_RXD_CLRMASK \
  144. (FTMAC110_RXD_END | FTMAC110_RXD_BUFSZ(0x7ff))
  145. #define FTMAC110_TXD_END ((uint64_t)1 << 63) /* end of ring */
  146. #define FTMAC110_TXD_TXIC ((uint64_t)1 << 62) /* tx done interrupt */
  147. #define FTMAC110_TXD_TX2FIC ((uint64_t)1 << 61) /* tx fifo interrupt */
  148. #define FTMAC110_TXD_FTS ((uint64_t)1 << 60) /* first pkt desc */
  149. #define FTMAC110_TXD_LTS ((uint64_t)1 << 59) /* last pkt desc */
  150. #define FTMAC110_TXD_LEN(x) ((uint64_t)((x) & 0x7ff) << 32)
  151. #define FTMAC110_TXD_OWNER ((uint64_t)1 << 31) /* owner: 1=HW, 0=SW */
  152. #define FTMAC110_TXD_COL ((uint64_t)3) /* collision */
  153. #define FTMAC110_TXD_CLRMASK \
  154. (FTMAC110_TXD_END)
  155. #endif /* FTMAC110_H */