ls1046aqds.h 15 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright 2016 Freescale Semiconductor, Inc.
  4. */
  5. #ifndef __LS1046AQDS_H__
  6. #define __LS1046AQDS_H__
  7. #include "ls1046a_common.h"
  8. #ifndef __ASSEMBLY__
  9. unsigned long get_board_sys_clk(void);
  10. unsigned long get_board_ddr_clk(void);
  11. #endif
  12. #define CONFIG_SYS_CLK_FREQ get_board_sys_clk()
  13. #define CONFIG_DDR_CLK_FREQ get_board_ddr_clk()
  14. #define CONFIG_SKIP_LOWLEVEL_INIT
  15. #define CONFIG_LAYERSCAPE_NS_ACCESS
  16. #define CONFIG_DIMM_SLOTS_PER_CTLR 1
  17. /* Physical Memory Map */
  18. #define CONFIG_CHIP_SELECTS_PER_CTRL 4
  19. #define CONFIG_DDR_SPD
  20. #define SPD_EEPROM_ADDRESS 0x51
  21. #define CONFIG_SYS_SPD_BUS_NUM 0
  22. #define CONFIG_DDR_ECC
  23. #ifdef CONFIG_DDR_ECC
  24. #define CONFIG_ECC_INIT_VIA_DDRCONTROLLER
  25. #define CONFIG_MEM_INIT_VALUE 0xdeadbeef
  26. #endif
  27. /* DSPI */
  28. #ifdef CONFIG_FSL_DSPI
  29. #define CONFIG_SPI_FLASH_STMICRO /* cs0 */
  30. #define CONFIG_SPI_FLASH_SST /* cs1 */
  31. #define CONFIG_SPI_FLASH_EON /* cs2 */
  32. #endif
  33. #ifdef CONFIG_SYS_DPAA_FMAN
  34. #define RGMII_PHY1_ADDR 0x1
  35. #define RGMII_PHY2_ADDR 0x2
  36. #define SGMII_CARD_PORT1_PHY_ADDR 0x1C
  37. #define SGMII_CARD_PORT2_PHY_ADDR 0x1D
  38. #define SGMII_CARD_PORT3_PHY_ADDR 0x1E
  39. #define SGMII_CARD_PORT4_PHY_ADDR 0x1F
  40. /* PHY address on QSGMII riser card on slot 2 */
  41. #define QSGMII_CARD_PORT1_PHY_ADDR_S2 0x8
  42. #define QSGMII_CARD_PORT2_PHY_ADDR_S2 0x9
  43. #define QSGMII_CARD_PORT3_PHY_ADDR_S2 0xA
  44. #define QSGMII_CARD_PORT4_PHY_ADDR_S2 0xB
  45. #endif
  46. #ifdef CONFIG_RAMBOOT_PBL
  47. #define CONFIG_SYS_FSL_PBL_PBI \
  48. board/freescale/ls1046aqds/ls1046aqds_pbi.cfg
  49. #endif
  50. #ifdef CONFIG_NAND_BOOT
  51. #define CONFIG_SYS_FSL_PBL_RCW \
  52. board/freescale/ls1046aqds/ls1046aqds_rcw_nand.cfg
  53. #endif
  54. #ifdef CONFIG_SD_BOOT
  55. #ifdef CONFIG_SD_BOOT_QSPI
  56. #define CONFIG_SYS_FSL_PBL_RCW \
  57. board/freescale/ls1046aqds/ls1046aqds_rcw_sd_qspi.cfg
  58. #else
  59. #define CONFIG_SYS_FSL_PBL_RCW \
  60. board/freescale/ls1046aqds/ls1046aqds_rcw_sd_ifc.cfg
  61. #endif
  62. #endif
  63. /* IFC */
  64. #if !defined(CONFIG_QSPI_BOOT) && !defined(CONFIG_SD_BOOT_QSPI)
  65. #define CONFIG_FSL_IFC
  66. /*
  67. * CONFIG_SYS_FLASH_BASE has the final address (core view)
  68. * CONFIG_SYS_FLASH_BASE_PHYS has the final address (IFC view)
  69. * CONFIG_SYS_FLASH_BASE_PHYS_EARLY has the temporary IFC address
  70. * CONFIG_SYS_TEXT_BASE is linked to 0x60000000 for booting
  71. */
  72. #define CONFIG_SYS_FLASH_BASE 0x60000000
  73. #define CONFIG_SYS_FLASH_BASE_PHYS CONFIG_SYS_FLASH_BASE
  74. #define CONFIG_SYS_FLASH_BASE_PHYS_EARLY 0x00000000
  75. #ifdef CONFIG_MTD_NOR_FLASH
  76. #define CONFIG_SYS_FLASH_QUIET_TEST
  77. #define CONFIG_FLASH_SHOW_PROGRESS 45 /* count down from 45/5: 9..1 */
  78. #endif
  79. #endif
  80. /* LPUART */
  81. #ifdef CONFIG_LPUART
  82. #define CONFIG_LPUART_32B_REG
  83. #define CFG_UART_MUX_MASK 0x6
  84. #define CFG_UART_MUX_SHIFT 1
  85. #define CFG_LPUART_EN 0x2
  86. #endif
  87. /* EEPROM */
  88. #define CONFIG_SYS_I2C_EEPROM_NXID
  89. #define CONFIG_SYS_EEPROM_BUS_NUM 0
  90. #define CONFIG_SYS_I2C_EEPROM_ADDR 0x57
  91. #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
  92. #define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 3
  93. #define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 5
  94. /*
  95. * IFC Definitions
  96. */
  97. #if !defined(CONFIG_QSPI_BOOT) && !defined(CONFIG_SD_BOOT_QSPI)
  98. #define CONFIG_SYS_NOR0_CSPR_EXT (0x0)
  99. #define CONFIG_SYS_NOR0_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS) | \
  100. CSPR_PORT_SIZE_16 | \
  101. CSPR_MSEL_NOR | \
  102. CSPR_V)
  103. #define CONFIG_SYS_NOR1_CSPR_EXT (0x0)
  104. #define CONFIG_SYS_NOR1_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS \
  105. + 0x8000000) | \
  106. CSPR_PORT_SIZE_16 | \
  107. CSPR_MSEL_NOR | \
  108. CSPR_V)
  109. #define CONFIG_SYS_NOR_AMASK IFC_AMASK(128 * 1024 * 1024)
  110. #define CONFIG_SYS_NOR_CSOR (CSOR_NOR_ADM_SHIFT(4) | \
  111. CSOR_NOR_TRHZ_80)
  112. #define CONFIG_SYS_NOR_FTIM0 (FTIM0_NOR_TACSE(0x4) | \
  113. FTIM0_NOR_TEADC(0x5) | \
  114. FTIM0_NOR_TAVDS(0x6) | \
  115. FTIM0_NOR_TEAHC(0x5))
  116. #define CONFIG_SYS_NOR_FTIM1 (FTIM1_NOR_TACO(0x35) | \
  117. FTIM1_NOR_TRAD_NOR(0x1a) | \
  118. FTIM1_NOR_TSEQRAD_NOR(0x13))
  119. #define CONFIG_SYS_NOR_FTIM2 (FTIM2_NOR_TCS(0x8) | \
  120. FTIM2_NOR_TCH(0x8) | \
  121. FTIM2_NOR_TWPH(0xe) | \
  122. FTIM2_NOR_TWP(0x1c))
  123. #define CONFIG_SYS_NOR_FTIM3 0
  124. #define CONFIG_SYS_MAX_FLASH_BANKS 2 /* number of banks */
  125. #define CONFIG_SYS_MAX_FLASH_SECT 1024 /* sectors per device */
  126. #define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */
  127. #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */
  128. #define CONFIG_SYS_FLASH_EMPTY_INFO
  129. #define CONFIG_SYS_FLASH_BANKS_LIST {CONFIG_SYS_FLASH_BASE_PHYS, \
  130. CONFIG_SYS_FLASH_BASE_PHYS + 0x8000000}
  131. #define CONFIG_CFI_FLASH_USE_WEAK_ACCESSORS
  132. #define CONFIG_SYS_WRITE_SWAPPED_DATA
  133. /*
  134. * NAND Flash Definitions
  135. */
  136. #define CONFIG_NAND_FSL_IFC
  137. #define CONFIG_SYS_NAND_BASE 0x7e800000
  138. #define CONFIG_SYS_NAND_BASE_PHYS CONFIG_SYS_NAND_BASE
  139. #define CONFIG_SYS_NAND_CSPR_EXT (0x0)
  140. #define CONFIG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS) \
  141. | CSPR_PORT_SIZE_8 \
  142. | CSPR_MSEL_NAND \
  143. | CSPR_V)
  144. #define CONFIG_SYS_NAND_AMASK IFC_AMASK(64*1024)
  145. #define CONFIG_SYS_NAND_CSOR (CSOR_NAND_ECC_ENC_EN /* ECC on encode */ \
  146. | CSOR_NAND_ECC_DEC_EN /* ECC on decode */ \
  147. | CSOR_NAND_ECC_MODE_8 /* 8-bit ECC */ \
  148. | CSOR_NAND_RAL_3 /* RAL = 3 Bytes */ \
  149. | CSOR_NAND_PGS_4K /* Page Size = 4K */ \
  150. | CSOR_NAND_SPRZ_224 /* Spare size = 224 */ \
  151. | CSOR_NAND_PB(64)) /* 64 Pages Per Block */
  152. #define CONFIG_SYS_NAND_ONFI_DETECTION
  153. #define CONFIG_SYS_NAND_FTIM0 (FTIM0_NAND_TCCST(0x7) | \
  154. FTIM0_NAND_TWP(0x18) | \
  155. FTIM0_NAND_TWCHT(0x7) | \
  156. FTIM0_NAND_TWH(0xa))
  157. #define CONFIG_SYS_NAND_FTIM1 (FTIM1_NAND_TADLE(0x32) | \
  158. FTIM1_NAND_TWBE(0x39) | \
  159. FTIM1_NAND_TRR(0xe) | \
  160. FTIM1_NAND_TRP(0x18))
  161. #define CONFIG_SYS_NAND_FTIM2 (FTIM2_NAND_TRAD(0xf) | \
  162. FTIM2_NAND_TREH(0xa) | \
  163. FTIM2_NAND_TWHRE(0x1e))
  164. #define CONFIG_SYS_NAND_FTIM3 0x0
  165. #define CONFIG_SYS_NAND_BASE_LIST { CONFIG_SYS_NAND_BASE }
  166. #define CONFIG_SYS_MAX_NAND_DEVICE 1
  167. #define CONFIG_MTD_NAND_VERIFY_WRITE
  168. #define CONFIG_SYS_NAND_BLOCK_SIZE (256 * 1024)
  169. #endif
  170. #ifdef CONFIG_NAND_BOOT
  171. #define CONFIG_SPL_PAD_TO 0x40000 /* block aligned */
  172. #define CONFIG_SYS_NAND_U_BOOT_OFFS CONFIG_SPL_PAD_TO
  173. #define CONFIG_SYS_NAND_U_BOOT_SIZE (768 << 10)
  174. #endif
  175. #if defined(CONFIG_TFABOOT) || \
  176. defined(CONFIG_QSPI_BOOT) || defined(CONFIG_SD_BOOT_QSPI)
  177. #define CONFIG_QIXIS_I2C_ACCESS
  178. #define CONFIG_SYS_I2C_EARLY_INIT
  179. #endif
  180. /*
  181. * QIXIS Definitions
  182. */
  183. #define CONFIG_FSL_QIXIS
  184. #ifdef CONFIG_FSL_QIXIS
  185. #define QIXIS_BASE 0x7fb00000
  186. #define QIXIS_BASE_PHYS QIXIS_BASE
  187. #define CONFIG_SYS_I2C_FPGA_ADDR 0x66
  188. #define QIXIS_LBMAP_SWITCH 6
  189. #define QIXIS_LBMAP_MASK 0x0f
  190. #define QIXIS_LBMAP_SHIFT 0
  191. #define QIXIS_LBMAP_DFLTBANK 0x00
  192. #define QIXIS_LBMAP_ALTBANK 0x04
  193. #define QIXIS_LBMAP_NAND 0x09
  194. #define QIXIS_LBMAP_SD 0x00
  195. #define QIXIS_LBMAP_SD_QSPI 0xff
  196. #define QIXIS_LBMAP_QSPI 0xff
  197. #define QIXIS_RCW_SRC_NAND 0x110
  198. #define QIXIS_RCW_SRC_SD 0x040
  199. #define QIXIS_RCW_SRC_QSPI 0x045
  200. #define QIXIS_RST_CTL_RESET 0x41
  201. #define QIXIS_RCFG_CTL_RECONFIG_IDLE 0x20
  202. #define QIXIS_RCFG_CTL_RECONFIG_START 0x21
  203. #define QIXIS_RCFG_CTL_WATCHDOG_ENBLE 0x08
  204. #define CONFIG_SYS_FPGA_CSPR_EXT (0x0)
  205. #define CONFIG_SYS_FPGA_CSPR (CSPR_PHYS_ADDR(QIXIS_BASE_PHYS) | \
  206. CSPR_PORT_SIZE_8 | \
  207. CSPR_MSEL_GPCM | \
  208. CSPR_V)
  209. #define CONFIG_SYS_FPGA_AMASK IFC_AMASK(64 * 1024)
  210. #define CONFIG_SYS_FPGA_CSOR (CSOR_NOR_ADM_SHIFT(4) | \
  211. CSOR_NOR_NOR_MODE_AVD_NOR | \
  212. CSOR_NOR_TRHZ_80)
  213. /*
  214. * QIXIS Timing parameters for IFC GPCM
  215. */
  216. #define CONFIG_SYS_FPGA_FTIM0 (FTIM0_GPCM_TACSE(0xc) | \
  217. FTIM0_GPCM_TEADC(0x20) | \
  218. FTIM0_GPCM_TEAHC(0x10))
  219. #define CONFIG_SYS_FPGA_FTIM1 (FTIM1_GPCM_TACO(0x50) | \
  220. FTIM1_GPCM_TRAD(0x1f))
  221. #define CONFIG_SYS_FPGA_FTIM2 (FTIM2_GPCM_TCS(0x8) | \
  222. FTIM2_GPCM_TCH(0x8) | \
  223. FTIM2_GPCM_TWP(0xf0))
  224. #define CONFIG_SYS_FPGA_FTIM3 0x0
  225. #endif
  226. #ifdef CONFIG_TFABOOT
  227. #define CONFIG_SYS_CSPR0_EXT CONFIG_SYS_NOR0_CSPR_EXT
  228. #define CONFIG_SYS_CSPR0 CONFIG_SYS_NOR0_CSPR
  229. #define CONFIG_SYS_AMASK0 CONFIG_SYS_NOR_AMASK
  230. #define CONFIG_SYS_CSOR0 CONFIG_SYS_NOR_CSOR
  231. #define CONFIG_SYS_CS0_FTIM0 CONFIG_SYS_NOR_FTIM0
  232. #define CONFIG_SYS_CS0_FTIM1 CONFIG_SYS_NOR_FTIM1
  233. #define CONFIG_SYS_CS0_FTIM2 CONFIG_SYS_NOR_FTIM2
  234. #define CONFIG_SYS_CS0_FTIM3 CONFIG_SYS_NOR_FTIM3
  235. #define CONFIG_SYS_CSPR1_EXT CONFIG_SYS_NOR1_CSPR_EXT
  236. #define CONFIG_SYS_CSPR1 CONFIG_SYS_NOR1_CSPR
  237. #define CONFIG_SYS_AMASK1 CONFIG_SYS_NOR_AMASK
  238. #define CONFIG_SYS_CSOR1 CONFIG_SYS_NOR_CSOR
  239. #define CONFIG_SYS_CS1_FTIM0 CONFIG_SYS_NOR_FTIM0
  240. #define CONFIG_SYS_CS1_FTIM1 CONFIG_SYS_NOR_FTIM1
  241. #define CONFIG_SYS_CS1_FTIM2 CONFIG_SYS_NOR_FTIM2
  242. #define CONFIG_SYS_CS1_FTIM3 CONFIG_SYS_NOR_FTIM3
  243. #define CONFIG_SYS_CSPR2_EXT CONFIG_SYS_NAND_CSPR_EXT
  244. #define CONFIG_SYS_CSPR2 CONFIG_SYS_NAND_CSPR
  245. #define CONFIG_SYS_AMASK2 CONFIG_SYS_NAND_AMASK
  246. #define CONFIG_SYS_CSOR2 CONFIG_SYS_NAND_CSOR
  247. #define CONFIG_SYS_CS2_FTIM0 CONFIG_SYS_NAND_FTIM0
  248. #define CONFIG_SYS_CS2_FTIM1 CONFIG_SYS_NAND_FTIM1
  249. #define CONFIG_SYS_CS2_FTIM2 CONFIG_SYS_NAND_FTIM2
  250. #define CONFIG_SYS_CS2_FTIM3 CONFIG_SYS_NAND_FTIM3
  251. #define CONFIG_SYS_CSPR3_EXT CONFIG_SYS_FPGA_CSPR_EXT
  252. #define CONFIG_SYS_CSPR3 CONFIG_SYS_FPGA_CSPR
  253. #define CONFIG_SYS_AMASK3 CONFIG_SYS_FPGA_AMASK
  254. #define CONFIG_SYS_CSOR3 CONFIG_SYS_FPGA_CSOR
  255. #define CONFIG_SYS_CS3_FTIM0 CONFIG_SYS_FPGA_FTIM0
  256. #define CONFIG_SYS_CS3_FTIM1 CONFIG_SYS_FPGA_FTIM1
  257. #define CONFIG_SYS_CS3_FTIM2 CONFIG_SYS_FPGA_FTIM2
  258. #define CONFIG_SYS_CS3_FTIM3 CONFIG_SYS_FPGA_FTIM3
  259. #else
  260. #ifdef CONFIG_NAND_BOOT
  261. #define CONFIG_SYS_CSPR0_EXT CONFIG_SYS_NAND_CSPR_EXT
  262. #define CONFIG_SYS_CSPR0 CONFIG_SYS_NAND_CSPR
  263. #define CONFIG_SYS_AMASK0 CONFIG_SYS_NAND_AMASK
  264. #define CONFIG_SYS_CSOR0 CONFIG_SYS_NAND_CSOR
  265. #define CONFIG_SYS_CS0_FTIM0 CONFIG_SYS_NAND_FTIM0
  266. #define CONFIG_SYS_CS0_FTIM1 CONFIG_SYS_NAND_FTIM1
  267. #define CONFIG_SYS_CS0_FTIM2 CONFIG_SYS_NAND_FTIM2
  268. #define CONFIG_SYS_CS0_FTIM3 CONFIG_SYS_NAND_FTIM3
  269. #define CONFIG_SYS_CSPR1_EXT CONFIG_SYS_NOR0_CSPR_EXT
  270. #define CONFIG_SYS_CSPR1 CONFIG_SYS_NOR0_CSPR
  271. #define CONFIG_SYS_AMASK1 CONFIG_SYS_NOR_AMASK
  272. #define CONFIG_SYS_CSOR1 CONFIG_SYS_NOR_CSOR
  273. #define CONFIG_SYS_CS1_FTIM0 CONFIG_SYS_NOR_FTIM0
  274. #define CONFIG_SYS_CS1_FTIM1 CONFIG_SYS_NOR_FTIM1
  275. #define CONFIG_SYS_CS1_FTIM2 CONFIG_SYS_NOR_FTIM2
  276. #define CONFIG_SYS_CS1_FTIM3 CONFIG_SYS_NOR_FTIM3
  277. #define CONFIG_SYS_CSPR2_EXT CONFIG_SYS_NOR1_CSPR_EXT
  278. #define CONFIG_SYS_CSPR2 CONFIG_SYS_NOR1_CSPR
  279. #define CONFIG_SYS_AMASK2 CONFIG_SYS_NOR_AMASK
  280. #define CONFIG_SYS_CSOR2 CONFIG_SYS_NOR_CSOR
  281. #define CONFIG_SYS_CS2_FTIM0 CONFIG_SYS_NOR_FTIM0
  282. #define CONFIG_SYS_CS2_FTIM1 CONFIG_SYS_NOR_FTIM1
  283. #define CONFIG_SYS_CS2_FTIM2 CONFIG_SYS_NOR_FTIM2
  284. #define CONFIG_SYS_CS2_FTIM3 CONFIG_SYS_NOR_FTIM3
  285. #define CONFIG_SYS_CSPR3_EXT CONFIG_SYS_FPGA_CSPR_EXT
  286. #define CONFIG_SYS_CSPR3 CONFIG_SYS_FPGA_CSPR
  287. #define CONFIG_SYS_AMASK3 CONFIG_SYS_FPGA_AMASK
  288. #define CONFIG_SYS_CSOR3 CONFIG_SYS_FPGA_CSOR
  289. #define CONFIG_SYS_CS3_FTIM0 CONFIG_SYS_FPGA_FTIM0
  290. #define CONFIG_SYS_CS3_FTIM1 CONFIG_SYS_FPGA_FTIM1
  291. #define CONFIG_SYS_CS3_FTIM2 CONFIG_SYS_FPGA_FTIM2
  292. #define CONFIG_SYS_CS3_FTIM3 CONFIG_SYS_FPGA_FTIM3
  293. #else
  294. #define CONFIG_SYS_CSPR0_EXT CONFIG_SYS_NOR0_CSPR_EXT
  295. #define CONFIG_SYS_CSPR0 CONFIG_SYS_NOR0_CSPR
  296. #define CONFIG_SYS_AMASK0 CONFIG_SYS_NOR_AMASK
  297. #define CONFIG_SYS_CSOR0 CONFIG_SYS_NOR_CSOR
  298. #define CONFIG_SYS_CS0_FTIM0 CONFIG_SYS_NOR_FTIM0
  299. #define CONFIG_SYS_CS0_FTIM1 CONFIG_SYS_NOR_FTIM1
  300. #define CONFIG_SYS_CS0_FTIM2 CONFIG_SYS_NOR_FTIM2
  301. #define CONFIG_SYS_CS0_FTIM3 CONFIG_SYS_NOR_FTIM3
  302. #define CONFIG_SYS_CSPR1_EXT CONFIG_SYS_NOR1_CSPR_EXT
  303. #define CONFIG_SYS_CSPR1 CONFIG_SYS_NOR1_CSPR
  304. #define CONFIG_SYS_AMASK1 CONFIG_SYS_NOR_AMASK
  305. #define CONFIG_SYS_CSOR1 CONFIG_SYS_NOR_CSOR
  306. #define CONFIG_SYS_CS1_FTIM0 CONFIG_SYS_NOR_FTIM0
  307. #define CONFIG_SYS_CS1_FTIM1 CONFIG_SYS_NOR_FTIM1
  308. #define CONFIG_SYS_CS1_FTIM2 CONFIG_SYS_NOR_FTIM2
  309. #define CONFIG_SYS_CS1_FTIM3 CONFIG_SYS_NOR_FTIM3
  310. #define CONFIG_SYS_CSPR2_EXT CONFIG_SYS_NAND_CSPR_EXT
  311. #define CONFIG_SYS_CSPR2 CONFIG_SYS_NAND_CSPR
  312. #define CONFIG_SYS_AMASK2 CONFIG_SYS_NAND_AMASK
  313. #define CONFIG_SYS_CSOR2 CONFIG_SYS_NAND_CSOR
  314. #define CONFIG_SYS_CS2_FTIM0 CONFIG_SYS_NAND_FTIM0
  315. #define CONFIG_SYS_CS2_FTIM1 CONFIG_SYS_NAND_FTIM1
  316. #define CONFIG_SYS_CS2_FTIM2 CONFIG_SYS_NAND_FTIM2
  317. #define CONFIG_SYS_CS2_FTIM3 CONFIG_SYS_NAND_FTIM3
  318. #define CONFIG_SYS_CSPR3_EXT CONFIG_SYS_FPGA_CSPR_EXT
  319. #define CONFIG_SYS_CSPR3 CONFIG_SYS_FPGA_CSPR
  320. #define CONFIG_SYS_AMASK3 CONFIG_SYS_FPGA_AMASK
  321. #define CONFIG_SYS_CSOR3 CONFIG_SYS_FPGA_CSOR
  322. #define CONFIG_SYS_CS3_FTIM0 CONFIG_SYS_FPGA_FTIM0
  323. #define CONFIG_SYS_CS3_FTIM1 CONFIG_SYS_FPGA_FTIM1
  324. #define CONFIG_SYS_CS3_FTIM2 CONFIG_SYS_FPGA_FTIM2
  325. #define CONFIG_SYS_CS3_FTIM3 CONFIG_SYS_FPGA_FTIM3
  326. #endif
  327. #endif
  328. /*
  329. * I2C bus multiplexer
  330. */
  331. #define I2C_MUX_PCA_ADDR_PRI 0x77
  332. #define I2C_MUX_PCA_ADDR_SEC 0x76 /* Secondary multiplexer */
  333. #define I2C_RETIMER_ADDR 0x18
  334. #define I2C_MUX_CH_DEFAULT 0x8
  335. #define I2C_MUX_CH_CH7301 0xC
  336. #define I2C_MUX_CH5 0xD
  337. #define I2C_MUX_CH6 0xE
  338. #define I2C_MUX_CH7 0xF
  339. #define I2C_MUX_CH_VOL_MONITOR 0xa
  340. /* Voltage monitor on channel 2*/
  341. #define I2C_VOL_MONITOR_ADDR 0x40
  342. #define I2C_VOL_MONITOR_BUS_V_OFFSET 0x2
  343. #define I2C_VOL_MONITOR_BUS_V_OVF 0x1
  344. #define I2C_VOL_MONITOR_BUS_V_SHIFT 3
  345. #define CONFIG_VID_FLS_ENV "ls1046aqds_vdd_mv"
  346. #ifndef CONFIG_SPL_BUILD
  347. #define CONFIG_VID
  348. #endif
  349. #define CONFIG_VOL_MONITOR_IR36021_SET
  350. #define CONFIG_VOL_MONITOR_INA220
  351. /* The lowest and highest voltage allowed for LS1046AQDS */
  352. #define VDD_MV_MIN 819
  353. #define VDD_MV_MAX 1212
  354. /*
  355. * Miscellaneous configurable options
  356. */
  357. #define CONFIG_SYS_HZ 1000
  358. #define CONFIG_SYS_INIT_SP_OFFSET \
  359. (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
  360. #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE /* start of monitor */
  361. /*
  362. * Environment
  363. */
  364. #define CONFIG_CMDLINE_TAG
  365. #undef CONFIG_BOOTCOMMAND
  366. #ifdef CONFIG_TFABOOT
  367. #define IFC_NAND_BOOTCOMMAND "run distro_bootcmd; run nand_bootcmd; " \
  368. "env exists secureboot && esbc_halt;;"
  369. #define QSPI_NOR_BOOTCOMMAND "run distro_bootcmd; run nor_bootcmd" \
  370. "env exists secureboot && esbc_halt;;"
  371. #define IFC_NOR_BOOTCOMMAND "run distro_bootcmd; run nor_bootcmd; " \
  372. "env exists secureboot && esbc_halt;;"
  373. #define SD_BOOTCOMMAND "run distro_bootcmd; run sd_bootcmd; " \
  374. "env exists secureboot && esbc_halt;;"
  375. #else
  376. #if defined(CONFIG_QSPI_BOOT)
  377. #define CONFIG_BOOTCOMMAND "run distro_bootcmd; run nor_bootcmd; " \
  378. "env exists secureboot && esbc_halt;;"
  379. #elif defined(CONFIG_NAND_BOOT)
  380. #define CONFIG_BOOTCOMMAND "run distro_bootcmd; run nand_bootcmd; " \
  381. "env exists secureboot && esbc_halt;;"
  382. #elif defined(CONFIG_SD_BOOT)
  383. #define CONFIG_BOOTCOMMAND "run distro_bootcmd; run sd_bootcmd; " \
  384. "env exists secureboot && esbc_halt;;"
  385. #else
  386. #define CONFIG_BOOTCOMMAND "run distro_bootcmd; run nor_bootcmd; " \
  387. "env exists secureboot && esbc_halt;;"
  388. #endif
  389. #endif
  390. #include <asm/fsl_secure_boot.h>
  391. #endif /* __LS1046AQDS_H__ */