ls1028a_common.h 3.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright 2019-2021 NXP
  4. */
  5. #ifndef __L1028A_COMMON_H
  6. #define __L1028A_COMMON_H
  7. #define CONFIG_REMAKE_ELF
  8. #define CONFIG_MP
  9. #include <asm/arch/stream_id_lsch3.h>
  10. #include <asm/arch/config.h>
  11. #include <asm/arch/soc.h>
  12. /* Link Definitions */
  13. #define CONFIG_SYS_INIT_SP_ADDR CONFIG_SYS_TEXT_BASE
  14. #define CONFIG_SKIP_LOWLEVEL_INIT
  15. #define CONFIG_VERY_BIG_RAM
  16. #define CONFIG_SYS_DDR_SDRAM_BASE 0x80000000UL
  17. #define CONFIG_SYS_FSL_DDR_SDRAM_BASE_PHY 0
  18. #define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE
  19. #define CONFIG_SYS_DDR_BLOCK2_BASE 0x2080000000ULL
  20. #define CONFIG_SYS_FSL_DDR_MAIN_NUM_CTRLS 1
  21. /*
  22. * SMP Definitinos
  23. */
  24. #define CPU_RELEASE_ADDR secondary_boot_addr
  25. /* Generic Timer Definitions */
  26. #define COUNTER_FREQUENCY 25000000 /* 25MHz */
  27. /* Size of malloc() pool */
  28. #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 2048 * 1024)
  29. /* GPIO */
  30. #ifdef CONFIG_DM_GPIO
  31. #ifndef CONFIG_MPC8XXX_GPIO
  32. #define CONFIG_MPC8XXX_GPIO
  33. #endif
  34. #endif
  35. /* I2C */
  36. #if !CONFIG_IS_ENABLED(DM_I2C)
  37. #define CONFIG_SYS_I2C_LEGACY
  38. #endif
  39. /* Serial Port */
  40. #define CONFIG_SYS_NS16550_SERIAL
  41. #define CONFIG_SYS_NS16550_REG_SIZE 1
  42. #define CONFIG_SYS_NS16550_CLK (get_bus_freq(0) / 2)
  43. #define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
  44. /* Miscellaneous configurable options */
  45. #define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_DDR_SDRAM_BASE + 0x10000000)
  46. /* Physical Memory Map */
  47. #define CONFIG_CHIP_SELECTS_PER_CTRL 4
  48. #define CONFIG_HWCONFIG
  49. #define HWCONFIG_BUFFER_SIZE 128
  50. #define BOOT_TARGET_DEVICES(func) \
  51. func(MMC, mmc, 0) \
  52. func(MMC, mmc, 1) \
  53. func(USB, usb, 0) \
  54. func(DHCP, dhcp, na)
  55. #include <config_distro_bootcmd.h>
  56. #undef CONFIG_BOOTCOMMAND
  57. #define XSPI_NOR_BOOTCOMMAND \
  58. "run xspi_hdploadcmd; run distro_bootcmd; run xspi_bootcmd; " \
  59. "env exists secureboot && esbc_halt;;"
  60. #define SD_BOOTCOMMAND \
  61. "run sd_hdploadcmd; run distro_bootcmd;run sd_bootcmd; " \
  62. "env exists secureboot && esbc_halt;"
  63. #define SD2_BOOTCOMMAND \
  64. "run emmc_hdploadcmd; run distro_bootcmd;run emmc_bootcmd; " \
  65. "env exists secureboot && esbc_halt;"
  66. /* Monitor Command Prompt */
  67. #define CONFIG_SYS_CBSIZE 512 /* Console I/O Buffer Size */
  68. #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
  69. sizeof(CONFIG_SYS_PROMPT) + 16)
  70. #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot args buffer */
  71. #define CONFIG_SYS_MAXARGS 64 /* max command args */
  72. #define CONFIG_SYS_BOOTM_LEN (64 << 20) /* Increase max gunzip size */
  73. #define OCRAM_NONSECURE_SIZE 0x00010000
  74. #define CONFIG_SYS_FSL_QSPI_BASE 0x20000000
  75. #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
  76. /* I2C bus multiplexer */
  77. #define I2C_MUX_PCA_ADDR_PRI 0x77 /* Primary Mux*/
  78. #define I2C_MUX_CH_DEFAULT 0x8
  79. /* EEPROM */
  80. #define CONFIG_SYS_I2C_EEPROM_NXID
  81. #define CONFIG_SYS_EEPROM_BUS_NUM 0
  82. #define CONFIG_SYS_I2C_EEPROM_ADDR 0x57
  83. #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
  84. #define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 3
  85. #define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 5
  86. /* DisplayPort */
  87. #define DP_PWD_EN_DEFAULT_MASK 0x8
  88. #ifdef CONFIG_NXP_ESBC
  89. #include <asm/fsl_secure_boot.h>
  90. #endif
  91. /* Ethernet */
  92. /* smallest ENETC BD ring has 8 entries */
  93. #define CONFIG_SYS_RX_ETH_BUFFER 8
  94. #endif /* __L1028A_COMMON_H */