P1010RDB.h 23 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright 2010-2011 Freescale Semiconductor, Inc.
  4. * Copyright 2020 NXP
  5. */
  6. /*
  7. * P010 RDB board configuration file
  8. */
  9. #ifndef __CONFIG_H
  10. #define __CONFIG_H
  11. #include <linux/stringify.h>
  12. #include <asm/config_mpc85xx.h>
  13. #define CONFIG_NAND_FSL_IFC
  14. #ifdef CONFIG_SDCARD
  15. #define CONFIG_SPL_FLUSH_IMAGE
  16. #define CONFIG_SPL_TARGET "u-boot-with-spl.bin"
  17. #define CONFIG_SPL_PAD_TO 0x18000
  18. #define CONFIG_SPL_MAX_SIZE (96 * 1024)
  19. #define CONFIG_SYS_MMC_U_BOOT_SIZE (512 << 10)
  20. #define CONFIG_SYS_MMC_U_BOOT_DST (0x11000000)
  21. #define CONFIG_SYS_MMC_U_BOOT_START (0x11000000)
  22. #define CONFIG_SYS_MMC_U_BOOT_OFFS (96 << 10)
  23. #define CONFIG_SYS_MPC85XX_NO_RESETVEC
  24. #ifdef CONFIG_SPL_BUILD
  25. #define CONFIG_SPL_COMMON_INIT_DDR
  26. #endif
  27. #endif
  28. #ifdef CONFIG_SPIFLASH
  29. #ifdef CONFIG_NXP_ESBC
  30. #define CONFIG_RAMBOOT_SPIFLASH
  31. #define CONFIG_RESET_VECTOR_ADDRESS 0x110bfffc
  32. #else
  33. #define CONFIG_SPL_SPI_FLASH_MINIMAL
  34. #define CONFIG_SPL_FLUSH_IMAGE
  35. #define CONFIG_SPL_TARGET "u-boot-with-spl.bin"
  36. #define CONFIG_SPL_PAD_TO 0x18000
  37. #define CONFIG_SPL_MAX_SIZE (96 * 1024)
  38. #define CONFIG_SYS_SPI_FLASH_U_BOOT_SIZE (512 << 10)
  39. #define CONFIG_SYS_SPI_FLASH_U_BOOT_DST (0x11000000)
  40. #define CONFIG_SYS_SPI_FLASH_U_BOOT_START (0x11000000)
  41. #define CONFIG_SYS_SPI_FLASH_U_BOOT_OFFS (96 << 10)
  42. #define CONFIG_SYS_MPC85XX_NO_RESETVEC
  43. #ifdef CONFIG_SPL_BUILD
  44. #define CONFIG_SPL_COMMON_INIT_DDR
  45. #endif
  46. #endif
  47. #endif
  48. #ifdef CONFIG_MTD_RAW_NAND
  49. #ifdef CONFIG_NXP_ESBC
  50. #define CONFIG_SPL_INIT_MINIMAL
  51. #define CONFIG_SPL_FLUSH_IMAGE
  52. #define CONFIG_SPL_TARGET "u-boot-with-spl.bin"
  53. #define CONFIG_SPL_MAX_SIZE 8192
  54. #define CONFIG_SPL_RELOC_TEXT_BASE 0x00100000
  55. #define CONFIG_SPL_RELOC_STACK 0x00100000
  56. #define CONFIG_SYS_NAND_U_BOOT_SIZE ((768 << 10) - 0x2000)
  57. #define CONFIG_SYS_NAND_U_BOOT_DST (0x00200000 - CONFIG_SPL_MAX_SIZE)
  58. #define CONFIG_SYS_NAND_U_BOOT_START 0x00200000
  59. #define CONFIG_SYS_NAND_U_BOOT_OFFS 0
  60. #else
  61. #ifdef CONFIG_TPL_BUILD
  62. #define CONFIG_SPL_FLUSH_IMAGE
  63. #define CONFIG_SPL_NAND_INIT
  64. #define CONFIG_SPL_COMMON_INIT_DDR
  65. #define CONFIG_SPL_MAX_SIZE (128 << 10)
  66. #define CONFIG_TPL_TEXT_BASE 0xD0001000
  67. #define CONFIG_SYS_MPC85XX_NO_RESETVEC
  68. #define CONFIG_SYS_NAND_U_BOOT_SIZE (576 << 10)
  69. #define CONFIG_SYS_NAND_U_BOOT_DST (0x11000000)
  70. #define CONFIG_SYS_NAND_U_BOOT_START (0x11000000)
  71. #define CONFIG_SYS_NAND_U_BOOT_OFFS ((128 + 128) << 10)
  72. #elif defined(CONFIG_SPL_BUILD)
  73. #define CONFIG_SPL_INIT_MINIMAL
  74. #define CONFIG_SPL_NAND_MINIMAL
  75. #define CONFIG_SPL_FLUSH_IMAGE
  76. #define CONFIG_SPL_MAX_SIZE 8192
  77. #define CONFIG_SYS_NAND_U_BOOT_SIZE (128 << 10)
  78. #define CONFIG_SYS_NAND_U_BOOT_DST 0xD0000000
  79. #define CONFIG_SYS_NAND_U_BOOT_START 0xD0000000
  80. #define CONFIG_SYS_NAND_U_BOOT_OFFS (128 << 10)
  81. #endif
  82. #define CONFIG_SPL_PAD_TO 0x20000
  83. #define CONFIG_TPL_PAD_TO 0x20000
  84. #define CONFIG_SPL_TARGET "u-boot-with-spl.bin"
  85. #endif
  86. #endif
  87. #ifdef CONFIG_NAND_SECBOOT /* NAND Boot */
  88. #define CONFIG_RAMBOOT_NAND
  89. #define CONFIG_RESET_VECTOR_ADDRESS 0x110bfffc
  90. #endif
  91. #ifndef CONFIG_RESET_VECTOR_ADDRESS
  92. #define CONFIG_RESET_VECTOR_ADDRESS 0xeffffffc
  93. #endif
  94. #ifdef CONFIG_TPL_BUILD
  95. #define CONFIG_SYS_MONITOR_BASE CONFIG_TPL_TEXT_BASE
  96. #elif defined(CONFIG_SPL_BUILD)
  97. #define CONFIG_SYS_MONITOR_BASE CONFIG_SPL_TEXT_BASE
  98. #else
  99. #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE /* start of monitor */
  100. #endif
  101. /* High Level Configuration Options */
  102. #define CONFIG_SYS_HAS_SERDES /* common SERDES init code */
  103. #if defined(CONFIG_PCI)
  104. #define CONFIG_PCIE1 /* PCIE controller 1 (slot 1) */
  105. #define CONFIG_PCIE2 /* PCIE controller 2 (slot 2) */
  106. #define CONFIG_SYS_PCI_64BIT /* enable 64-bit PCI resources */
  107. /*
  108. * PCI Windows
  109. * Memory space is mapped 1-1, but I/O space must start from 0.
  110. */
  111. /* controller 1, Slot 1, tgtid 1, Base address a000 */
  112. #define CONFIG_SYS_PCIE1_MEM_VIRT 0x80000000
  113. #ifdef CONFIG_PHYS_64BIT
  114. #define CONFIG_SYS_PCIE1_MEM_PHYS 0xc00000000ull
  115. #else
  116. #define CONFIG_SYS_PCIE1_MEM_PHYS 0x80000000
  117. #endif
  118. #define CONFIG_SYS_PCIE1_IO_VIRT 0xffc00000
  119. #ifdef CONFIG_PHYS_64BIT
  120. #define CONFIG_SYS_PCIE1_IO_PHYS 0xfffc00000ull
  121. #else
  122. #define CONFIG_SYS_PCIE1_IO_PHYS 0xffc00000
  123. #endif
  124. /* controller 2, Slot 2, tgtid 2, Base address 9000 */
  125. #define CONFIG_SYS_PCIE2_MEM_VIRT 0xa0000000
  126. #ifdef CONFIG_PHYS_64BIT
  127. #define CONFIG_SYS_PCIE2_MEM_PHYS 0xc20000000ull
  128. #else
  129. #define CONFIG_SYS_PCIE2_MEM_PHYS 0xa0000000
  130. #endif
  131. #define CONFIG_SYS_PCIE2_IO_VIRT 0xffc10000
  132. #ifdef CONFIG_PHYS_64BIT
  133. #define CONFIG_SYS_PCIE2_IO_PHYS 0xfffc10000ull
  134. #else
  135. #define CONFIG_SYS_PCIE2_IO_PHYS 0xffc10000
  136. #endif
  137. #define CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */
  138. #endif
  139. #define CONFIG_DDR_CLK_FREQ 66666666 /* DDRCLK on P1010 RDB */
  140. #define CONFIG_SYS_CLK_FREQ 66666666 /* SYSCLK for P1010 RDB */
  141. #define CONFIG_HWCONFIG
  142. /*
  143. * These can be toggled for performance analysis, otherwise use default.
  144. */
  145. #define CONFIG_L2_CACHE /* toggle L2 cache */
  146. #define CONFIG_BTB /* toggle branch predition */
  147. #define CONFIG_ENABLE_36BIT_PHYS
  148. /* DDR Setup */
  149. #define CONFIG_SYS_DDR_RAW_TIMING
  150. #define CONFIG_DDR_SPD
  151. #define CONFIG_SYS_SPD_BUS_NUM 1
  152. #define SPD_EEPROM_ADDRESS 0x52
  153. #define CONFIG_MEM_INIT_VALUE 0xDeadBeef
  154. #ifndef __ASSEMBLY__
  155. extern unsigned long get_sdram_size(void);
  156. #endif
  157. #define CONFIG_SYS_SDRAM_SIZE get_sdram_size() /* DDR size */
  158. #define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000
  159. #define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE
  160. #define CONFIG_DIMM_SLOTS_PER_CTLR 1
  161. #define CONFIG_CHIP_SELECTS_PER_CTRL 1
  162. /* DDR3 Controller Settings */
  163. #define CONFIG_SYS_DDR_CS0_BNDS 0x0000003f
  164. #define CONFIG_SYS_DDR_CS0_CONFIG 0x80014302
  165. #define CONFIG_SYS_DDR_CS0_CONFIG_2 0x00000000
  166. #define CONFIG_SYS_DDR_DATA_INIT 0xdeadbeef
  167. #define CONFIG_SYS_DDR_INIT_ADDR 0x00000000
  168. #define CONFIG_SYS_DDR_INIT_EXT_ADDR 0x00000000
  169. #define CONFIG_SYS_DDR_MODE_CONTROL 0x00000000
  170. #define CONFIG_SYS_DDR_ZQ_CONTROL 0x89080600
  171. #define CONFIG_SYS_DDR_SR_CNTR 0x00000000
  172. #define CONFIG_SYS_DDR_RCW_1 0x00000000
  173. #define CONFIG_SYS_DDR_RCW_2 0x00000000
  174. #define CONFIG_SYS_DDR_CONTROL 0xc70c0008 /* Type = DDR3 */
  175. #define CONFIG_SYS_DDR_CONTROL_2 0x24401000
  176. #define CONFIG_SYS_DDR_TIMING_4 0x00000001
  177. #define CONFIG_SYS_DDR_TIMING_5 0x03402400
  178. #define CONFIG_SYS_DDR_TIMING_3_800 0x00030000
  179. #define CONFIG_SYS_DDR_TIMING_0_800 0x00110104
  180. #define CONFIG_SYS_DDR_TIMING_1_800 0x6f6b8644
  181. #define CONFIG_SYS_DDR_TIMING_2_800 0x0FA888CF
  182. #define CONFIG_SYS_DDR_CLK_CTRL_800 0x03000000
  183. #define CONFIG_SYS_DDR_MODE_1_800 0x00441420
  184. #define CONFIG_SYS_DDR_MODE_2_800 0x00000000
  185. #define CONFIG_SYS_DDR_INTERVAL_800 0x0C300100
  186. #define CONFIG_SYS_DDR_WRLVL_CONTROL_800 0x8675f608
  187. /* settings for DDR3 at 667MT/s */
  188. #define CONFIG_SYS_DDR_TIMING_3_667 0x00010000
  189. #define CONFIG_SYS_DDR_TIMING_0_667 0x00110004
  190. #define CONFIG_SYS_DDR_TIMING_1_667 0x5d59e544
  191. #define CONFIG_SYS_DDR_TIMING_2_667 0x0FA890CD
  192. #define CONFIG_SYS_DDR_CLK_CTRL_667 0x03000000
  193. #define CONFIG_SYS_DDR_MODE_1_667 0x00441210
  194. #define CONFIG_SYS_DDR_MODE_2_667 0x00000000
  195. #define CONFIG_SYS_DDR_INTERVAL_667 0x0a280000
  196. #define CONFIG_SYS_DDR_WRLVL_CONTROL_667 0x8675F608
  197. #define CONFIG_SYS_CCSRBAR 0xffe00000
  198. #define CONFIG_SYS_CCSRBAR_PHYS_LOW CONFIG_SYS_CCSRBAR
  199. /* Don't relocate CCSRBAR while in NAND_SPL */
  200. #ifdef CONFIG_SPL_BUILD
  201. #define CONFIG_SYS_CCSR_DO_NOT_RELOCATE
  202. #endif
  203. /*
  204. * Memory map
  205. *
  206. * 0x0000_0000 0x3fff_ffff DDR 1G cacheable
  207. * 0x8000_0000 0xbfff_ffff PCI Express Mem 1.5G non-cacheable
  208. * 0xffc0_0000 0xffc3_ffff PCI IO range 256k non-cacheable
  209. *
  210. * Localbus non-cacheable
  211. * 0xff80_0000 0xff8f_ffff NAND Flash 1M non-cacheable
  212. * 0xffb0_0000 0xffbf_ffff Board CPLD 1M non-cacheable
  213. * 0xffd0_0000 0xffd0_3fff L1 for stack 16K Cacheable TLB0
  214. * 0xffe0_0000 0xffef_ffff CCSR 1M non-cacheable
  215. */
  216. /*
  217. * IFC Definitions
  218. */
  219. /* NOR Flash on IFC */
  220. #define CONFIG_SYS_FLASH_BASE 0xee000000
  221. #define CONFIG_SYS_MAX_FLASH_SECT 256 /* 32M */
  222. #ifdef CONFIG_PHYS_64BIT
  223. #define CONFIG_SYS_FLASH_BASE_PHYS (0xf00000000ull | CONFIG_SYS_FLASH_BASE)
  224. #else
  225. #define CONFIG_SYS_FLASH_BASE_PHYS CONFIG_SYS_FLASH_BASE
  226. #endif
  227. #define CONFIG_SYS_NOR_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS) | \
  228. CSPR_PORT_SIZE_16 | \
  229. CSPR_MSEL_NOR | \
  230. CSPR_V)
  231. #define CONFIG_SYS_NOR_AMASK IFC_AMASK(32*1024*1024)
  232. #define CONFIG_SYS_NOR_CSOR CSOR_NOR_ADM_SHIFT(7)
  233. /* NOR Flash Timing Params */
  234. #define CONFIG_SYS_NOR_FTIM0 FTIM0_NOR_TACSE(0x4) | \
  235. FTIM0_NOR_TEADC(0x5) | \
  236. FTIM0_NOR_TEAHC(0x5)
  237. #define CONFIG_SYS_NOR_FTIM1 FTIM1_NOR_TACO(0x1e) | \
  238. FTIM1_NOR_TRAD_NOR(0x0f)
  239. #define CONFIG_SYS_NOR_FTIM2 FTIM2_NOR_TCS(0x4) | \
  240. FTIM2_NOR_TCH(0x4) | \
  241. FTIM2_NOR_TWP(0x1c)
  242. #define CONFIG_SYS_NOR_FTIM3 0x0
  243. #define CONFIG_SYS_FLASH_BANKS_LIST {CONFIG_SYS_FLASH_BASE_PHYS}
  244. #define CONFIG_SYS_FLASH_QUIET_TEST
  245. #define CONFIG_FLASH_SHOW_PROGRESS 45 /* count down from 45/5: 9..1 */
  246. #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */
  247. #undef CONFIG_SYS_FLASH_CHECKSUM
  248. #define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */
  249. #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */
  250. /* CFI for NOR Flash */
  251. #define CONFIG_SYS_FLASH_EMPTY_INFO
  252. /* NAND Flash on IFC */
  253. #define CONFIG_SYS_NAND_BASE 0xff800000
  254. #ifdef CONFIG_PHYS_64BIT
  255. #define CONFIG_SYS_NAND_BASE_PHYS 0xfff800000ull
  256. #else
  257. #define CONFIG_SYS_NAND_BASE_PHYS CONFIG_SYS_NAND_BASE
  258. #endif
  259. #define CONFIG_MTD_PARTITION
  260. #define CONFIG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS) \
  261. | CSPR_PORT_SIZE_8 \
  262. | CSPR_MSEL_NAND \
  263. | CSPR_V)
  264. #define CONFIG_SYS_NAND_AMASK IFC_AMASK(64*1024)
  265. #if defined(CONFIG_TARGET_P1010RDB_PA)
  266. #define CONFIG_SYS_NAND_CSOR (CSOR_NAND_ECC_ENC_EN /* ECC on encode */ \
  267. | CSOR_NAND_ECC_DEC_EN /* ECC on decode */ \
  268. | CSOR_NAND_ECC_MODE_4 /* 4-bit ECC */ \
  269. | CSOR_NAND_RAL_2 /* RAL = 2 Bytes */ \
  270. | CSOR_NAND_PGS_512 /* Page Size = 512b */ \
  271. | CSOR_NAND_SPRZ_16 /* Spare size = 16 */ \
  272. | CSOR_NAND_PB(32)) /* 32 Pages Per Block */
  273. #define CONFIG_SYS_NAND_BLOCK_SIZE (16 * 1024)
  274. #elif defined(CONFIG_TARGET_P1010RDB_PB)
  275. #define CONFIG_SYS_NAND_ONFI_DETECTION
  276. #define CONFIG_SYS_NAND_CSOR (CSOR_NAND_ECC_ENC_EN /* ECC on encode */ \
  277. | CSOR_NAND_ECC_DEC_EN /* ECC on decode */ \
  278. | CSOR_NAND_ECC_MODE_4 /* 4-bit ECC */ \
  279. | CSOR_NAND_RAL_3 /* RAL = 3Byes */ \
  280. | CSOR_NAND_PGS_4K /* Page Size = 4K */ \
  281. | CSOR_NAND_SPRZ_224 /* Spare size = 224 */ \
  282. | CSOR_NAND_PB(128)) /*Pages Per Block = 128 */
  283. #define CONFIG_SYS_NAND_BLOCK_SIZE (512 * 1024)
  284. #endif
  285. #define CONFIG_SYS_NAND_BASE_LIST { CONFIG_SYS_NAND_BASE }
  286. #define CONFIG_SYS_MAX_NAND_DEVICE 1
  287. #if defined(CONFIG_TARGET_P1010RDB_PA)
  288. /* NAND Flash Timing Params */
  289. #define CONFIG_SYS_NAND_FTIM0 FTIM0_NAND_TCCST(0x01) | \
  290. FTIM0_NAND_TWP(0x0C) | \
  291. FTIM0_NAND_TWCHT(0x04) | \
  292. FTIM0_NAND_TWH(0x05)
  293. #define CONFIG_SYS_NAND_FTIM1 FTIM1_NAND_TADLE(0x1d) | \
  294. FTIM1_NAND_TWBE(0x1d) | \
  295. FTIM1_NAND_TRR(0x07) | \
  296. FTIM1_NAND_TRP(0x0c)
  297. #define CONFIG_SYS_NAND_FTIM2 FTIM2_NAND_TRAD(0x0c) | \
  298. FTIM2_NAND_TREH(0x05) | \
  299. FTIM2_NAND_TWHRE(0x0f)
  300. #define CONFIG_SYS_NAND_FTIM3 FTIM3_NAND_TWW(0x04)
  301. #elif defined(CONFIG_TARGET_P1010RDB_PB)
  302. /* support MT29F16G08ABABAWP 4k-pagesize 2G-bytes NAND */
  303. /* ONFI NAND Flash mode0 Timing Params */
  304. #define CONFIG_SYS_NAND_FTIM0 (FTIM0_NAND_TCCST(0x07)| \
  305. FTIM0_NAND_TWP(0x18) | \
  306. FTIM0_NAND_TWCHT(0x07) | \
  307. FTIM0_NAND_TWH(0x0a))
  308. #define CONFIG_SYS_NAND_FTIM1 (FTIM1_NAND_TADLE(0x32)| \
  309. FTIM1_NAND_TWBE(0x39) | \
  310. FTIM1_NAND_TRR(0x0e) | \
  311. FTIM1_NAND_TRP(0x18))
  312. #define CONFIG_SYS_NAND_FTIM2 (FTIM2_NAND_TRAD(0x0f) | \
  313. FTIM2_NAND_TREH(0x0a) | \
  314. FTIM2_NAND_TWHRE(0x1e))
  315. #define CONFIG_SYS_NAND_FTIM3 0x0
  316. #endif
  317. #define CONFIG_SYS_NAND_DDR_LAW 11
  318. /* Set up IFC registers for boot location NOR/NAND */
  319. #if defined(CONFIG_MTD_RAW_NAND) || defined(CONFIG_NAND_SECBOOT)
  320. #define CONFIG_SYS_CSPR0 CONFIG_SYS_NAND_CSPR
  321. #define CONFIG_SYS_AMASK0 CONFIG_SYS_NAND_AMASK
  322. #define CONFIG_SYS_CSOR0 CONFIG_SYS_NAND_CSOR
  323. #define CONFIG_SYS_CS0_FTIM0 CONFIG_SYS_NAND_FTIM0
  324. #define CONFIG_SYS_CS0_FTIM1 CONFIG_SYS_NAND_FTIM1
  325. #define CONFIG_SYS_CS0_FTIM2 CONFIG_SYS_NAND_FTIM2
  326. #define CONFIG_SYS_CS0_FTIM3 CONFIG_SYS_NAND_FTIM3
  327. #define CONFIG_SYS_CSPR1 CONFIG_SYS_NOR_CSPR
  328. #define CONFIG_SYS_AMASK1 CONFIG_SYS_NOR_AMASK
  329. #define CONFIG_SYS_CSOR1 CONFIG_SYS_NOR_CSOR
  330. #define CONFIG_SYS_CS1_FTIM0 CONFIG_SYS_NOR_FTIM0
  331. #define CONFIG_SYS_CS1_FTIM1 CONFIG_SYS_NOR_FTIM1
  332. #define CONFIG_SYS_CS1_FTIM2 CONFIG_SYS_NOR_FTIM2
  333. #define CONFIG_SYS_CS1_FTIM3 CONFIG_SYS_NOR_FTIM3
  334. #else
  335. #define CONFIG_SYS_CSPR0 CONFIG_SYS_NOR_CSPR
  336. #define CONFIG_SYS_AMASK0 CONFIG_SYS_NOR_AMASK
  337. #define CONFIG_SYS_CSOR0 CONFIG_SYS_NOR_CSOR
  338. #define CONFIG_SYS_CS0_FTIM0 CONFIG_SYS_NOR_FTIM0
  339. #define CONFIG_SYS_CS0_FTIM1 CONFIG_SYS_NOR_FTIM1
  340. #define CONFIG_SYS_CS0_FTIM2 CONFIG_SYS_NOR_FTIM2
  341. #define CONFIG_SYS_CS0_FTIM3 CONFIG_SYS_NOR_FTIM3
  342. #define CONFIG_SYS_CSPR1 CONFIG_SYS_NAND_CSPR
  343. #define CONFIG_SYS_AMASK1 CONFIG_SYS_NAND_AMASK
  344. #define CONFIG_SYS_CSOR1 CONFIG_SYS_NAND_CSOR
  345. #define CONFIG_SYS_CS1_FTIM0 CONFIG_SYS_NAND_FTIM0
  346. #define CONFIG_SYS_CS1_FTIM1 CONFIG_SYS_NAND_FTIM1
  347. #define CONFIG_SYS_CS1_FTIM2 CONFIG_SYS_NAND_FTIM2
  348. #define CONFIG_SYS_CS1_FTIM3 CONFIG_SYS_NAND_FTIM3
  349. #endif
  350. /* CPLD on IFC */
  351. #define CONFIG_SYS_CPLD_BASE 0xffb00000
  352. #ifdef CONFIG_PHYS_64BIT
  353. #define CONFIG_SYS_CPLD_BASE_PHYS 0xfffb00000ull
  354. #else
  355. #define CONFIG_SYS_CPLD_BASE_PHYS CONFIG_SYS_CPLD_BASE
  356. #endif
  357. #define CONFIG_SYS_CSPR3 (CSPR_PHYS_ADDR(CONFIG_SYS_CPLD_BASE_PHYS) \
  358. | CSPR_PORT_SIZE_8 \
  359. | CSPR_MSEL_GPCM \
  360. | CSPR_V)
  361. #define CONFIG_SYS_AMASK3 IFC_AMASK(64*1024)
  362. #define CONFIG_SYS_CSOR3 0x0
  363. /* CPLD Timing parameters for IFC CS3 */
  364. #define CONFIG_SYS_CS3_FTIM0 (FTIM0_GPCM_TACSE(0x0e) | \
  365. FTIM0_GPCM_TEADC(0x0e) | \
  366. FTIM0_GPCM_TEAHC(0x0e))
  367. #define CONFIG_SYS_CS3_FTIM1 (FTIM1_GPCM_TACO(0x0e) | \
  368. FTIM1_GPCM_TRAD(0x1f))
  369. #define CONFIG_SYS_CS3_FTIM2 (FTIM2_GPCM_TCS(0x0e) | \
  370. FTIM2_GPCM_TCH(0x8) | \
  371. FTIM2_GPCM_TWP(0x1f))
  372. #define CONFIG_SYS_CS3_FTIM3 0x0
  373. #if defined(CONFIG_RAMBOOT_SDCARD) || defined(CONFIG_RAMBOOT_SPIFLASH) || \
  374. defined(CONFIG_RAMBOOT_NAND)
  375. #define CONFIG_SYS_RAMBOOT
  376. #else
  377. #undef CONFIG_SYS_RAMBOOT
  378. #endif
  379. #ifdef CONFIG_SYS_FSL_ERRATUM_IFC_A003399
  380. #if !defined(CONFIG_SPL) && !defined(CONFIG_SYS_RAMBOOT)
  381. #define CONFIG_A003399_NOR_WORKAROUND
  382. #endif
  383. #endif
  384. #define CONFIG_SYS_INIT_RAM_LOCK
  385. #define CONFIG_SYS_INIT_RAM_ADDR 0xffd00000 /* stack in RAM */
  386. #define CONFIG_SYS_INIT_RAM_SIZE 0x00004000 /* End of used area in RAM */
  387. #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE \
  388. - GENERATED_GBL_DATA_SIZE)
  389. #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
  390. #define CONFIG_SYS_MONITOR_LEN (768 * 1024)
  391. #define CONFIG_SYS_MALLOC_LEN (1024 * 1024) /* Reserved for malloc*/
  392. /*
  393. * Config the L2 Cache as L2 SRAM
  394. */
  395. #if defined(CONFIG_SPL_BUILD)
  396. #if defined(CONFIG_SDCARD) || defined(CONFIG_SPIFLASH)
  397. #define CONFIG_SYS_INIT_L2_ADDR 0xD0000000
  398. #define CONFIG_SYS_INIT_L2_ADDR_PHYS CONFIG_SYS_INIT_L2_ADDR
  399. #define CONFIG_SYS_L2_SIZE (256 << 10)
  400. #define CONFIG_SYS_INIT_L2_END (CONFIG_SYS_INIT_L2_ADDR + CONFIG_SYS_L2_SIZE)
  401. #define CONFIG_SPL_RELOC_TEXT_BASE 0xD0001000
  402. #define CONFIG_SPL_RELOC_STACK (CONFIG_SYS_INIT_L2_ADDR + 112 * 1024)
  403. #define CONFIG_SPL_RELOC_MALLOC_ADDR (CONFIG_SYS_INIT_L2_ADDR + 128 * 1024)
  404. #define CONFIG_SPL_RELOC_MALLOC_SIZE (128 << 10)
  405. #define CONFIG_SPL_GD_ADDR (CONFIG_SYS_INIT_L2_ADDR + 96 * 1024)
  406. #elif defined(CONFIG_MTD_RAW_NAND)
  407. #ifdef CONFIG_TPL_BUILD
  408. #define CONFIG_SYS_INIT_L2_ADDR 0xD0000000
  409. #define CONFIG_SYS_INIT_L2_ADDR_PHYS CONFIG_SYS_INIT_L2_ADDR
  410. #define CONFIG_SYS_L2_SIZE (256 << 10)
  411. #define CONFIG_SYS_INIT_L2_END (CONFIG_SYS_INIT_L2_ADDR + CONFIG_SYS_L2_SIZE)
  412. #define CONFIG_SPL_RELOC_TEXT_BASE 0xD0001000
  413. #define CONFIG_SPL_RELOC_STACK (CONFIG_SYS_INIT_L2_ADDR + 192 * 1024)
  414. #define CONFIG_SPL_RELOC_MALLOC_ADDR (CONFIG_SYS_INIT_L2_ADDR + 208 * 1024)
  415. #define CONFIG_SPL_RELOC_MALLOC_SIZE (48 << 10)
  416. #define CONFIG_SPL_GD_ADDR (CONFIG_SYS_INIT_L2_ADDR + 176 * 1024)
  417. #else
  418. #define CONFIG_SYS_INIT_L2_ADDR 0xD0000000
  419. #define CONFIG_SYS_INIT_L2_ADDR_PHYS CONFIG_SYS_INIT_L2_ADDR
  420. #define CONFIG_SYS_L2_SIZE (256 << 10)
  421. #define CONFIG_SYS_INIT_L2_END (CONFIG_SYS_INIT_L2_ADDR + CONFIG_SYS_L2_SIZE)
  422. #define CONFIG_SPL_RELOC_TEXT_BASE (CONFIG_SYS_INIT_L2_END - 0x3000)
  423. #define CONFIG_SPL_RELOC_STACK ((CONFIG_SYS_INIT_L2_END - 1) & ~0xF)
  424. #endif
  425. #endif
  426. #endif
  427. /* Serial Port */
  428. #undef CONFIG_SERIAL_SOFTWARE_FIFO
  429. #define CONFIG_SYS_NS16550_SERIAL
  430. #define CONFIG_SYS_NS16550_REG_SIZE 1
  431. #define CONFIG_SYS_NS16550_CLK get_bus_freq(0)
  432. #if defined(CONFIG_SPL_BUILD) && defined(CONFIG_SPL_INIT_MINIMAL)
  433. #define CONFIG_NS16550_MIN_FUNCTIONS
  434. #endif
  435. #define CONFIG_SYS_BAUDRATE_TABLE \
  436. {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200}
  437. #define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR+0x4500)
  438. #define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR+0x4600)
  439. /* I2C */
  440. #if !CONFIG_IS_ENABLED(DM_I2C)
  441. #define CONFIG_SYS_I2C_LEGACY
  442. #define CONFIG_SYS_FSL_I2C_SPEED 400000
  443. #define CONFIG_SYS_FSL_I2C_SLAVE 0x7F
  444. #define CONFIG_SYS_FSL_I2C_OFFSET 0x3000
  445. #define CONFIG_SYS_FSL_I2C2_SPEED 400000
  446. #define CONFIG_SYS_FSL_I2C2_SLAVE 0x7F
  447. #define CONFIG_SYS_FSL_I2C2_OFFSET 0x3100
  448. #else
  449. #define CONFIG_I2C_SET_DEFAULT_BUS_NUM
  450. #define CONFIG_I2C_DEFAULT_BUS_NUMBER 0
  451. #endif
  452. #define I2C_PCA9557_ADDR1 0x18
  453. #define I2C_PCA9557_ADDR2 0x19
  454. #define I2C_PCA9557_BUS_NUM 0
  455. #define CONFIG_SYS_I2C_FSL
  456. /* I2C EEPROM */
  457. #if defined(CONFIG_TARGET_P1010RDB_PB)
  458. #ifdef CONFIG_ID_EEPROM
  459. #define CONFIG_SYS_I2C_EEPROM_NXID
  460. #endif
  461. #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
  462. #define CONFIG_SYS_I2C_EEPROM_ADDR 0x57
  463. #define CONFIG_SYS_EEPROM_BUS_NUM 0
  464. #define MAX_NUM_PORTS 9 /* for 128Bytes EEPROM */
  465. #endif
  466. /* enable read and write access to EEPROM */
  467. #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
  468. #define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 3
  469. #define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 5
  470. /* RTC */
  471. #define CONFIG_RTC_PT7C4338
  472. #define CONFIG_SYS_I2C_RTC_ADDR 0x68
  473. /*
  474. * SPI interface will not be available in case of NAND boot SPI CS0 will be
  475. * used for SLIC
  476. */
  477. #if !defined(CONFIG_MTD_RAW_NAND) || !defined(CONFIG_NAND_SECBOOT)
  478. /* eSPI - Enhanced SPI */
  479. #endif
  480. #if defined(CONFIG_TSEC_ENET)
  481. #define CONFIG_MII_DEFAULT_TSEC 1 /* Allow unregistered phys */
  482. #define CONFIG_TSEC1 1
  483. #define CONFIG_TSEC1_NAME "eTSEC1"
  484. #define CONFIG_TSEC2 1
  485. #define CONFIG_TSEC2_NAME "eTSEC2"
  486. #define CONFIG_TSEC3 1
  487. #define CONFIG_TSEC3_NAME "eTSEC3"
  488. #define TSEC1_PHY_ADDR 1
  489. #define TSEC2_PHY_ADDR 0
  490. #define TSEC3_PHY_ADDR 2
  491. #define TSEC1_FLAGS (TSEC_GIGABIT | TSEC_REDUCED)
  492. #define TSEC2_FLAGS (TSEC_GIGABIT | TSEC_REDUCED)
  493. #define TSEC3_FLAGS (TSEC_GIGABIT | TSEC_REDUCED)
  494. #define TSEC1_PHYIDX 0
  495. #define TSEC2_PHYIDX 0
  496. #define TSEC3_PHYIDX 0
  497. #define CONFIG_ETHPRIME "eTSEC1"
  498. /* TBI PHY configuration for SGMII mode */
  499. #define CONFIG_TSEC_TBICR_SETTINGS ( \
  500. TBICR_PHY_RESET \
  501. | TBICR_ANEG_ENABLE \
  502. | TBICR_FULL_DUPLEX \
  503. | TBICR_SPEED1_SET \
  504. )
  505. #endif /* CONFIG_TSEC_ENET */
  506. /* SATA */
  507. #define CONFIG_FSL_SATA_V2
  508. #ifdef CONFIG_FSL_SATA
  509. #define CONFIG_SYS_SATA_MAX_DEVICE 2
  510. #define CONFIG_SATA1
  511. #define CONFIG_SYS_SATA1 CONFIG_SYS_MPC85xx_SATA1_ADDR
  512. #define CONFIG_SYS_SATA1_FLAGS FLAGS_DMA
  513. #define CONFIG_SATA2
  514. #define CONFIG_SYS_SATA2 CONFIG_SYS_MPC85xx_SATA2_ADDR
  515. #define CONFIG_SYS_SATA2_FLAGS FLAGS_DMA
  516. #define CONFIG_LBA48
  517. #endif /* #ifdef CONFIG_FSL_SATA */
  518. #ifdef CONFIG_MMC
  519. #define CONFIG_SYS_FSL_ESDHC_ADDR CONFIG_SYS_MPC85xx_ESDHC_ADDR
  520. #endif
  521. #define CONFIG_HAS_FSL_DR_USB
  522. #if defined(CONFIG_HAS_FSL_DR_USB)
  523. #ifdef CONFIG_USB_EHCI_HCD
  524. #define CONFIG_EHCI_HCD_INIT_AFTER_RESET
  525. #define CONFIG_USB_EHCI_FSL
  526. #endif
  527. #endif
  528. /*
  529. * Environment
  530. */
  531. #if defined(CONFIG_SDCARD)
  532. #define CONFIG_FSL_FIXED_MMC_LOCATION
  533. #elif defined(CONFIG_MTD_RAW_NAND)
  534. #ifdef CONFIG_TPL_BUILD
  535. #define SPL_ENV_ADDR (CONFIG_SYS_INIT_L2_ADDR + (160 << 10))
  536. #else
  537. #if defined(CONFIG_TARGET_P1010RDB_PA)
  538. #define CONFIG_ENV_RANGE (3 * CONFIG_ENV_SIZE) /* 3*16=48K for env */
  539. #elif defined(CONFIG_TARGET_P1010RDB_PB)
  540. #define CONFIG_ENV_RANGE (32 * CONFIG_ENV_SIZE) /* new block size 512K */
  541. #endif
  542. #endif
  543. #endif
  544. #define CONFIG_LOADS_ECHO /* echo on for serial download */
  545. #define CONFIG_SYS_LOADS_BAUD_CHANGE /* allow baudrate change */
  546. #undef CONFIG_WATCHDOG /* watchdog disabled */
  547. #if defined(CONFIG_MMC) || defined(CONFIG_USB_EHCI_HCD) \
  548. || defined(CONFIG_FSL_SATA)
  549. #endif
  550. /*
  551. * Miscellaneous configurable options
  552. */
  553. #define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */
  554. /*
  555. * For booting Linux, the board info and command line data
  556. * have to be in the first 64 MB of memory, since this is
  557. * the maximum mapped by the Linux kernel during initialization.
  558. */
  559. #define CONFIG_SYS_BOOTMAPSZ (64 << 20) /* Initial Memory map for Linux */
  560. #define CONFIG_SYS_BOOTM_LEN (64 << 20) /* Increase max gunzip size */
  561. #if defined(CONFIG_CMD_KGDB)
  562. #define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */
  563. #endif
  564. /*
  565. * Environment Configuration
  566. */
  567. #if defined(CONFIG_TSEC_ENET)
  568. #define CONFIG_HAS_ETH0
  569. #define CONFIG_HAS_ETH1
  570. #define CONFIG_HAS_ETH2
  571. #endif
  572. #define CONFIG_ROOTPATH "/opt/nfsroot"
  573. #define CONFIG_BOOTFILE "uImage"
  574. #define CONFIG_UBOOTPATH u-boot.bin/* U-Boot image on TFTP server */
  575. /* default location for tftp and bootm */
  576. #define CONFIG_LOADADDR 1000000
  577. #define CONFIG_EXTRA_ENV_SETTINGS \
  578. "hwconfig=" __stringify(CONFIG_DEF_HWCONFIG) "\0" \
  579. "netdev=eth0\0" \
  580. "uboot=" __stringify(CONFIG_UBOOTPATH) "\0" \
  581. "loadaddr=1000000\0" \
  582. "consoledev=ttyS0\0" \
  583. "ramdiskaddr=2000000\0" \
  584. "ramdiskfile=rootfs.ext2.gz.uboot\0" \
  585. "fdtaddr=1e00000\0" \
  586. "fdtfile=p1010rdb.dtb\0" \
  587. "bdev=sda1\0" \
  588. "hwconfig=usb1:dr_mode=host,phy_type=utmi\0" \
  589. "othbootargs=ramdisk_size=600000\0" \
  590. "usbfatboot=setenv bootargs root=/dev/ram rw " \
  591. "console=$consoledev,$baudrate $othbootargs; " \
  592. "usb start;" \
  593. "fatload usb 0:2 $loadaddr $bootfile;" \
  594. "fatload usb 0:2 $fdtaddr $fdtfile;" \
  595. "fatload usb 0:2 $ramdiskaddr $ramdiskfile;" \
  596. "bootm $loadaddr $ramdiskaddr $fdtaddr\0" \
  597. "usbext2boot=setenv bootargs root=/dev/ram rw " \
  598. "console=$consoledev,$baudrate $othbootargs; " \
  599. "usb start;" \
  600. "ext2load usb 0:4 $loadaddr $bootfile;" \
  601. "ext2load usb 0:4 $fdtaddr $fdtfile;" \
  602. "ext2load usb 0:4 $ramdiskaddr $ramdiskfile;" \
  603. "bootm $loadaddr $ramdiskaddr $fdtaddr\0" \
  604. CONFIG_BOOTMODE
  605. #if defined(CONFIG_TARGET_P1010RDB_PA)
  606. #define CONFIG_BOOTMODE \
  607. "boot_bank0=i2c dev 0; i2c mw 18 1 f1; i2c mw 18 3 f0;" \
  608. "mw.b ffb00011 0; mw.b ffb00009 0; reset\0" \
  609. "boot_bank1=i2c dev 0; i2c mw 18 1 f1; i2c mw 18 3 f0;" \
  610. "mw.b ffb00011 0; mw.b ffb00009 1; reset\0" \
  611. "boot_nand=i2c dev 0; i2c mw 18 1 f9; i2c mw 18 3 f0;" \
  612. "mw.b ffb00011 0; mw.b ffb00017 1; reset\0"
  613. #elif defined(CONFIG_TARGET_P1010RDB_PB)
  614. #define CONFIG_BOOTMODE \
  615. "boot_bank0=i2c dev 0; i2c mw 18 1 fe; i2c mw 18 3 0;" \
  616. "i2c mw 19 1 2; i2c mw 19 3 e1; reset\0" \
  617. "boot_bank1=i2c dev 0; i2c mw 18 1 fe; i2c mw 18 3 0;" \
  618. "i2c mw 19 1 12; i2c mw 19 3 e1; reset\0" \
  619. "boot_nand=i2c dev 0; i2c mw 18 1 fc; i2c mw 18 3 0;" \
  620. "i2c mw 19 1 8; i2c mw 19 3 f7; reset\0" \
  621. "boot_spi=i2c dev 0; i2c mw 18 1 fa; i2c mw 18 3 0;" \
  622. "i2c mw 19 1 0; i2c mw 19 3 f7; reset\0" \
  623. "boot_sd=i2c dev 0; i2c mw 18 1 f8; i2c mw 18 3 0;" \
  624. "i2c mw 19 1 4; i2c mw 19 3 f3; reset\0"
  625. #endif
  626. #define CONFIG_RAMBOOTCOMMAND \
  627. "setenv bootargs root=/dev/ram rw " \
  628. "console=$consoledev,$baudrate $othbootargs; " \
  629. "tftp $ramdiskaddr $ramdiskfile;" \
  630. "tftp $loadaddr $bootfile;" \
  631. "tftp $fdtaddr $fdtfile;" \
  632. "bootm $loadaddr $ramdiskaddr $fdtaddr"
  633. #define CONFIG_BOOTCOMMAND CONFIG_RAMBOOTCOMMAND
  634. #include <asm/fsl_secure_boot.h>
  635. #endif /* __CONFIG_H */