Kconfig 2.6 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192
  1. menu "Clock"
  2. config CLK
  3. bool "Enable clock driver support"
  4. depends on DM
  5. help
  6. This allows drivers to be provided for clock generators, including
  7. oscillators and PLLs. Devices can use a common clock API to request
  8. a particular clock rate and check on available clocks. Clocks can
  9. feed into other clocks in a tree structure, with multiplexers to
  10. choose the source for each clock.
  11. config SPL_CLK
  12. bool "Enable clock support in SPL"
  13. depends on CLK && SPL && SPL_DM
  14. help
  15. The clock subsystem adds a small amount of overhead to the image.
  16. If this is acceptable and you have a need to use clock drivers in
  17. SPL, enable this option. It might provide a cleaner interface to
  18. setting up clocks within SPL, and allows the same drivers to be
  19. used as U-Boot proper.
  20. config TPL_CLK
  21. bool "Enable clock support in TPL"
  22. depends on CLK && TPL_DM
  23. help
  24. The clock subsystem adds a small amount of overhead to the image.
  25. If this is acceptable and you have a need to use clock drivers in
  26. SPL, enable this option. It might provide a cleaner interface to
  27. setting up clocks within TPL, and allows the same drivers to be
  28. used as U-Boot proper.
  29. config CLK_BCM6345
  30. bool "Clock controller driver for BCM6345"
  31. depends on CLK && ARCH_BMIPS
  32. default y
  33. help
  34. This clock driver adds support for enabling and disabling peripheral
  35. clocks on BCM6345 SoCs. HW has no rate changing capabilities.
  36. config CLK_BOSTON
  37. def_bool y if TARGET_BOSTON
  38. depends on CLK
  39. select REGMAP
  40. select SYSCON
  41. help
  42. Enable this to support the clocks
  43. config CLK_STM32F
  44. bool "Enable clock driver support for STM32F family"
  45. depends on CLK && (STM32F7 || STM32F4)
  46. default y
  47. help
  48. This clock driver adds support for RCC clock management
  49. for STM32F4 and STM32F7 SoCs.
  50. config CLK_HSDK
  51. bool "Enable cgu clock driver for HSDK"
  52. depends on CLK
  53. help
  54. Enable this to support the cgu clocks on Synopsys ARC HSDK
  55. config CLK_ZYNQ
  56. bool "Enable clock driver support for Zynq"
  57. depends on CLK && ARCH_ZYNQ
  58. default y
  59. help
  60. This clock driver adds support for clock realted settings for
  61. Zynq platform.
  62. config CLK_ZYNQMP
  63. bool "Enable clock driver support for ZynqMP"
  64. depends on ARCH_ZYNQMP
  65. help
  66. This clock driver adds support for clock realted settings for
  67. ZynqMP platform.
  68. config CLK_STM32MP1
  69. bool "Enable RCC clock driver for STM32MP1"
  70. depends on ARCH_STM32MP && CLK
  71. default y
  72. help
  73. Enable the STM32 clock (RCC) driver. Enable support for
  74. manipulating STM32MP1's on-SoC clocks.
  75. source "drivers/clk/tegra/Kconfig"
  76. source "drivers/clk/uniphier/Kconfig"
  77. source "drivers/clk/exynos/Kconfig"
  78. source "drivers/clk/at91/Kconfig"
  79. source "drivers/clk/renesas/Kconfig"
  80. endmenu