imx7-colibri.dts 1.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596
  1. // SPDX-License-Identifier: GPL-2.0+ OR X11
  2. /*
  3. * Copyright 2016 Toradex AG
  4. */
  5. /dts-v1/;
  6. #include <dt-bindings/gpio/gpio.h>
  7. #include "imx7d.dtsi"
  8. / {
  9. model = "Toradex Colibri iMX7S/D";
  10. compatible = "toradex,imx7-colibri", "fsl,imx7";
  11. chosen {
  12. stdout-path = &uart1;
  13. };
  14. };
  15. &i2c1 {
  16. pinctrl-names = "default", "gpio";
  17. pinctrl-0 = <&pinctrl_i2c1>;
  18. pinctrl-1 = <&pinctrl_i2c1_gpio>;
  19. sda-gpios = <&gpio1 5 GPIO_ACTIVE_LOW>;
  20. scl-gpios = <&gpio1 4 GPIO_ACTIVE_LOW>;
  21. status = "okay";
  22. rn5t567@33 {
  23. compatible = "ricoh,rn5t567";
  24. reg = <0x33>;
  25. };
  26. };
  27. &i2c4 {
  28. pinctrl-names = "default", "gpio";
  29. pinctrl-0 = <&pinctrl_i2c4>;
  30. pinctrl-1 = <&pinctrl_i2c4_gpio>;
  31. sda-gpios = <&gpio7 9 GPIO_ACTIVE_LOW>;
  32. scl-gpios = <&gpio7 8 GPIO_ACTIVE_LOW>;
  33. status = "okay";
  34. };
  35. &uart1 {
  36. pinctrl-names = "default";
  37. pinctrl-0 = <&pinctrl_uart1 &pinctrl_uart1_ctrl1>;
  38. uart-has-rtscts;
  39. fsl,dte-mode;
  40. status = "okay";
  41. };
  42. &iomuxc {
  43. pinctrl_i2c4: i2c4-grp {
  44. fsl,pins = <
  45. MX7D_PAD_ENET1_RGMII_TD3__I2C4_SDA 0x4000007f
  46. MX7D_PAD_ENET1_RGMII_TD2__I2C4_SCL 0x4000007f
  47. >;
  48. };
  49. pinctrl_i2c4_gpio: i2c4-gpio-grp {
  50. fsl,pins = <
  51. MX7D_PAD_ENET1_RGMII_TD3__GPIO7_IO9 0x4000007f
  52. MX7D_PAD_ENET1_RGMII_TD2__GPIO7_IO8 0x4000007f
  53. >;
  54. };
  55. pinctrl_uart1: uart1-grp {
  56. fsl,pins = <
  57. MX7D_PAD_UART1_TX_DATA__UART1_DTE_RX 0x79
  58. MX7D_PAD_UART1_RX_DATA__UART1_DTE_TX 0x79
  59. MX7D_PAD_SAI2_TX_BCLK__UART1_DTE_CTS 0x79
  60. MX7D_PAD_SAI2_TX_SYNC__UART1_DTE_RTS 0x79
  61. >;
  62. };
  63. pinctrl_uart1_ctrl1: uart1-ctrl1-grp {
  64. fsl,pins = <
  65. MX7D_PAD_SD2_DATA1__GPIO5_IO15 0x14 /* DCD */
  66. MX7D_PAD_SD2_DATA0__GPIO5_IO14 0x14 /* DTR */
  67. >;
  68. };
  69. };
  70. &iomuxc_lpsr {
  71. pinctrl_i2c1: i2c1-grp {
  72. fsl,pins = <
  73. MX7D_PAD_LPSR_GPIO1_IO05__I2C1_SDA 0x4000007f
  74. MX7D_PAD_LPSR_GPIO1_IO04__I2C1_SCL 0x4000007f
  75. >;
  76. };
  77. pinctrl_i2c1_gpio: i2c1-gpio-grp {
  78. fsl,pins = <
  79. MX7D_PAD_LPSR_GPIO1_IO05__GPIO1_IO5 0x4000007f
  80. MX7D_PAD_LPSR_GPIO1_IO04__GPIO1_IO4 0x4000007f
  81. >;
  82. };
  83. };