fsl-ls1088a-qds.dts 1.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106
  1. // SPDX-License-Identifier: GPL-2.0+ OR X11
  2. /*
  3. * NXP ls1088a QDS board device tree source
  4. *
  5. * Copyright 2017 NXP
  6. */
  7. /dts-v1/;
  8. #include "fsl-ls1088a.dtsi"
  9. / {
  10. model = "NXP Layerscape 1088a QDS Board";
  11. compatible = "fsl,ls1088a-qds", "fsl,ls1088a";
  12. aliases {
  13. spi0 = &qspi;
  14. spi1 = &dspi;
  15. };
  16. };
  17. &ifc {
  18. #address-cells = <2>;
  19. #size-cells = <1>;
  20. /* NOR, NAND Flashes and FPGA on board */
  21. ranges = <0 0 0x5 0x80000000 0x08000000
  22. 2 0 0x5 0x30000000 0x00010000
  23. 3 0 0x5 0x20000000 0x00010000>;
  24. status = "okay";
  25. nor@0,0 {
  26. #address-cells = <1>;
  27. #size-cells = <1>;
  28. compatible = "cfi-flash";
  29. reg = <0x0 0x0 0x8000000>;
  30. bank-width = <2>;
  31. device-width = <1>;
  32. };
  33. nand@2,0 {
  34. compatible = "fsl,ifc-nand";
  35. #address-cells = <1>;
  36. #size-cells = <1>;
  37. reg = <0x1 0x0 0x10000>;
  38. };
  39. fpga: board-control@3,0 {
  40. #address-cells = <1>;
  41. #size-cells = <1>;
  42. compatible = "simple-bus", "fsl,ls1088aqds-fpga",
  43. "fsl,fpga-qixis";
  44. reg = <0x2 0x0 0x0000100>;
  45. bank-width = <1>;
  46. device-width = <1>;
  47. ranges = <0 2 0 0x100>;
  48. };
  49. };
  50. &dspi {
  51. bus-num = <0>;
  52. status = "okay";
  53. dflash0: n25q128a {
  54. #address-cells = <1>;
  55. #size-cells = <1>;
  56. compatible = "spi-flash";
  57. reg = <0>;
  58. spi-max-frequency = <1000000>; /* input clock */
  59. };
  60. dflash1: sst25wf040b {
  61. #address-cells = <1>;
  62. #size-cells = <1>;
  63. compatible = "spi-flash";
  64. spi-max-frequency = <3500000>;
  65. reg = <1>;
  66. };
  67. dflash2: en25s64 {
  68. #address-cells = <1>;
  69. #size-cells = <1>;
  70. compatible = "spi-flash";
  71. spi-max-frequency = <3500000>;
  72. reg = <2>;
  73. };
  74. };
  75. &qspi {
  76. bus-num = <0>;
  77. status = "okay";
  78. qflash0: s25fs512s@0 {
  79. #address-cells = <1>;
  80. #size-cells = <1>;
  81. compatible = "spi-flash";
  82. spi-max-frequency = <50000000>;
  83. reg = <0>;
  84. };
  85. qflash1: s25fs512s@1 {
  86. #address-cells = <1>;
  87. #size-cells = <1>;
  88. compatible = "spi-flash";
  89. spi-max-frequency = <50000000>;
  90. reg = <1>;
  91. };
  92. };