starfive-visionfive2.h 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright (C) 2021 Shanghai StarFive Technology Co., Ltd.
  4. * YanHong Wang <yanhong.wang@starfivetech.com>
  5. */
  6. #ifndef _STARFIVE_VISIONFIVE2_H
  7. #define _STARFIVE_VISIONFIVE2_H
  8. #include <version.h>
  9. #include <linux/sizes.h>
  10. #ifdef CONFIG_SPL
  11. #define CONFIG_SPL_MAX_SIZE 0x00040000
  12. #define CONFIG_SPL_BSS_START_ADDR 0x08040000
  13. #define CONFIG_SPL_BSS_MAX_SIZE 0x00010000
  14. #define CONFIG_SYS_SPL_MALLOC_START 0x42000000
  15. #define CONFIG_SYS_SPL_MALLOC_SIZE 0x00800000
  16. #define CONFIG_SPL_STACK (0x08000000 + 0x00180000 - \
  17. GENERATED_GBL_DATA_SIZE)
  18. #define STARFIVE_SPL_BOOT_LOAD_ADDR 0x60000000
  19. #define CONFIG_RTOS_RAM_BASE 0x6e800000
  20. #define CONFIG_RTOS_IMAGE_OFFSET 0x400000
  21. #endif
  22. #define CONFIG_SYS_BOOTM_LEN SZ_64M
  23. #define CONFIG_SYS_CACHELINE_SIZE 64
  24. /*
  25. * Miscellaneous configurable options
  26. */
  27. #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
  28. /*
  29. * Print Buffer Size
  30. */
  31. #define CONFIG_SYS_PBSIZE \
  32. (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
  33. /*
  34. * max number of command args
  35. */
  36. #define CONFIG_SYS_MAXARGS 16
  37. /*
  38. * Boot Argument Buffer Size
  39. */
  40. #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
  41. /*
  42. * Size of malloc() pool
  43. * 512kB is suggested, (CONFIG_ENV_SIZE + 128 * 1024) was not enough
  44. */
  45. #define CONFIG_SYS_MALLOC_LEN SZ_8M
  46. #define CONFIG_SYS_SDRAM_BASE 0x40000000
  47. /* Init Stack Pointer */
  48. #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_SDRAM_BASE + SZ_8M)
  49. #define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + SZ_16M)
  50. #define CONFIG_STANDALONE_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + SZ_16M)
  51. #define CONFIG_SYS_PCI_64BIT /* enable 64-bit PCI resources */
  52. /*
  53. * Ethernet
  54. */
  55. #ifdef CONFIG_CMD_NET
  56. #define CONFIG_DW_ALTDESCRIPTOR
  57. #define CONFIG_ARP_TIMEOUT 500
  58. #define CONFIG_NETMASK 255.255.255.0
  59. #define CONFIG_IPADDR 192.168.120.230
  60. #define CONFIG_IP_DEFRAG
  61. #ifndef CONFIG_NET_MAXDEFRAG
  62. #define CONFIG_NET_MAXDEFRAG 16384
  63. #endif
  64. #endif
  65. /* HACK these should have '#if defined (stuff) around them like zynqp*/
  66. #define BOOT_TARGET_DEVICES(func) func(MMC, mmc, 0) func(DHCP, dhcp, na)
  67. #include <config_distro_bootcmd.h>
  68. #include <environment/distro/sf.h>
  69. #define TYPE_GUID_LOADER1 "5B193300-FC78-40CD-8002-E86C45580B47"
  70. #define TYPE_GUID_LOADER2 "2E54B353-1271-4842-806F-E436D6AF6985"
  71. #define TYPE_GUID_SYSTEM "0FC63DAF-8483-4772-8E79-3D69D8477DE4"
  72. #define CPU_VOL_1020_SET \
  73. "cpu_vol_1020_set=" \
  74. "fdt set /opp-table-0/opp-1500000000 opp-microvolt <1020000>;\0"
  75. #define CPU_VOL_1040_SET \
  76. "cpu_vol_1040_set=" \
  77. "fdt set /opp-table-0/opp-1500000000 opp-microvolt <1040000>;\0"
  78. #define CPU_VOL_1060_SET \
  79. "cpu_vol_1060_set=" \
  80. "fdt set /opp-table-0/opp-1500000000 opp-microvolt <1060000>;\0"
  81. #define CPU_SPEED_1250_SET \
  82. "cpu_speed_1250_set=" \
  83. "fdt rm /opp-table-0/opp-375000000;" \
  84. "fdt rm /opp-table-0/opp-500000000;" \
  85. "fdt rm /opp-table-0/opp-750000000;" \
  86. "fdt rm /opp-table-0/opp-1500000000;\0"
  87. #define CPU_SPEED_1500_SET \
  88. "cpu_speed_1500_set=" \
  89. "fdt rm /opp-table-0/opp-312500000;" \
  90. "fdt rm /opp-table-0/opp-417000000;" \
  91. "fdt rm /opp-table-0/opp-625000000;" \
  92. "fdt rm /opp-table-0/opp-1250000000;\0"
  93. #define CPU_FREQ_VOL_SET \
  94. "cpu_vol_set=" \
  95. "if test ${cpu_max_vol} = 1000000; then " \
  96. "run cpu_speed_1250_set; " \
  97. "else " \
  98. "run cpu_speed_1500_set; " \
  99. "if test ${cpu_max_vol} = 1060000; then " \
  100. "run cpu_vol_1060_set; " \
  101. "elif test ${cpu_max_vol} = 1020000; then " \
  102. "run cpu_vol_1020_set; " \
  103. "else " \
  104. "run cpu_vol_1040_set; " \
  105. "fi; " \
  106. "fi; \0"
  107. #define CMA_SIZE_SET \
  108. "cma_start=70000000\0" \
  109. "cma_1g=b000000\0" \
  110. "cma_2g=20000000\0" \
  111. "cma_4g=40000000\0" \
  112. "cma_8g=60000000\0" \
  113. "cma_node=/reserved-memory/linux,cma\0" \
  114. "cma_ddr1g_set=" \
  115. "fdt set ${cma_node} size <0x0 0x${cma_1g}>;" \
  116. "fdt set ${cma_node} alloc-ranges <0x0 0x${cma_start} 0x0 0x${cma_1g}>;\0" \
  117. "cma_ddr2g_set=" \
  118. "fdt set ${cma_node} size <0x0 0x${cma_2g}>;" \
  119. "fdt set ${cma_node} alloc-ranges <0x0 0x${cma_start} 0x0 0x${cma_2g}>;\0" \
  120. "cma_ddr4g_set=" \
  121. "fdt set ${cma_node} size <0x0 0x${cma_4g}>;" \
  122. "fdt set ${cma_node} alloc-ranges <0x0 0x${cma_start} 0x0 0x${cma_4g}>;\0" \
  123. "cma_ddr8g_set=" \
  124. "fdt set ${cma_node} size <0x0 0x${cma_8g}>;" \
  125. "fdt set ${cma_node} alloc-ranges <0x0 0x${cma_start} 0x0 0x${cma_8g}>;\0" \
  126. "cma_resize=" \
  127. "if test ${memory_size} -eq 40000000; then " \
  128. "run cma_ddr1g_set;" \
  129. "elif test ${memory_size} -eq 80000000; then " \
  130. "run cma_ddr2g_set;" \
  131. "elif test ${memory_size} -eq 100000000; then " \
  132. "run cma_ddr4g_set;" \
  133. "elif test ${memory_size} -ge 200000000; then " \
  134. "run cma_ddr8g_set;" \
  135. "fi; \0 "
  136. #define PARTS_DEFAULT \
  137. "name=loader1,start=17K,size=1M,type=${type_guid_gpt_loader1};" \
  138. "name=loader2,size=4MB,type=${type_guid_gpt_loader2};" \
  139. "name=system,size=-,bootable,type=${type_guid_gpt_system};"
  140. #define CHIPA_GMAC_SET \
  141. "chipa_gmac_set=" \
  142. "fdt set /soc/ethernet@16030000/ethernet-phy@0 tx_inverted_10 <0x0>;" \
  143. "fdt set /soc/ethernet@16030000/ethernet-phy@0 tx_inverted_100 <0x0>;" \
  144. "fdt set /soc/ethernet@16030000/ethernet-phy@0 tx_inverted_1000 <0x0>;" \
  145. "fdt set /soc/ethernet@16030000/ethernet-phy@0 tx_delay_sel <0x9>;" \
  146. "fdt set /soc/ethernet@16040000/ethernet-phy@1 tx_inverted_10 <0x0>;" \
  147. "fdt set /soc/ethernet@16040000/ethernet-phy@1 tx_inverted_100 <0x0>;" \
  148. "fdt set /soc/ethernet@16040000/ethernet-phy@1 tx_inverted_1000 <0x0>;" \
  149. "fdt set /soc/ethernet@16040000/ethernet-phy@1 tx_delay_sel <0x9> \0"
  150. #define VISIONFIVE2_MEM_SET \
  151. "visionfive2_mem_set=" \
  152. "fdt memory ${memory_addr} ${memory_size};" \
  153. "run cma_resize; \0"
  154. #define CHIPA_SET \
  155. "chipa_set=" \
  156. "if test ${chip_vision} = A; then " \
  157. "run chipa_gmac_set;" \
  158. "fi; \0" \
  159. "chipa_set_uboot=" \
  160. "fdt addr ${uboot_fdt_addr};" \
  161. "run chipa_set;\0" \
  162. "chipa_set_linux=" \
  163. "fdt addr ${fdt_addr_r};" \
  164. "run visionfive2_mem_set;" \
  165. "run chipa_set;\0"
  166. #define VF2_SDK_BOOTENV \
  167. "bootenv=uEnv.txt\0" \
  168. "bootenv_sdk=vf2_uEnv.txt\0" \
  169. "boot_devs=mmc nvme\0" \
  170. "emmc_devnum=0\0" \
  171. "sd_devnum=1\0" \
  172. "mmc_devnum_l=1 0\0" \
  173. "nvme_devnum_l=0 0\0"
  174. #define JH7110_SDK_BOOTENV \
  175. "bootdir=/boot\0" \
  176. "bootpart=3\0" \
  177. "rootpart=4\0" \
  178. "load_sdk_uenv=" \
  179. "fatload ${bootdev} ${devnum}:${bootpart} ${loadaddr} ${bootenv_sdk};" \
  180. "env import -t ${loadaddr} ${filesize}; \0" \
  181. "mmc_test_and_boot=" \
  182. "if mmc dev ${devnum}; then " \
  183. "echo Try booting from MMC${devnum} ...; " \
  184. "setenv sdev_blk mmcblk${devnum}p${rootpart};" \
  185. "run load_sdk_uenv; run boot2;" \
  186. "fi;\0" \
  187. "bootenv_mmc=" \
  188. "setenv bootdev mmc;" \
  189. "if test ${bootmode} = flash; then " \
  190. "for mmc_devnum in ${mmc_devnum_l}; do " \
  191. "setenv devnum ${mmc_devnum}; " \
  192. "run mmc_test_and_boot;" \
  193. "done;" \
  194. "fi; " \
  195. "if test ${bootmode} = sd; then " \
  196. "setenv devnum ${sd_devnum};" \
  197. "run mmc_test_and_boot;" \
  198. "fi; " \
  199. "if test ${bootmode} = emmc; then " \
  200. "setenv devnum ${emmc_devnum};"\
  201. "run mmc_test_and_boot;" \
  202. "fi; \0" \
  203. "bootenv_nvme=" \
  204. "if test ${bootmode} = flash; then " \
  205. "for nvme_devnum in ${nvme_devnum_l}; do " \
  206. "setenv devnum ${nvme_devnum};" \
  207. "if pci enum; then " \
  208. "nvme scan; " \
  209. "fi; " \
  210. "if nvme dev ${devnum}; then " \
  211. "echo Try booting from NVME${devnum} ...; " \
  212. "setenv bootdev nvme;" \
  213. "setenv sdev_blk nvme${devnum}n1p${rootpart};" \
  214. "run load_sdk_uenv; run boot2;" \
  215. "fi; " \
  216. "done; " \
  217. "fi; \0" \
  218. "sdk_boot_env=" \
  219. "for bootdev_s in ${boot_devs}; do " \
  220. "run bootenv_${bootdev_s}; " \
  221. "done;\0" \
  222. "fdtfile=" CONFIG_DEFAULT_FDT_FILE "\0"
  223. #define JH7110_DISTRO_BOOTENV \
  224. "bootdir=/boot\0" \
  225. "bootpart=3\0" \
  226. "rootpart=4\0" \
  227. "load_distro_uenv=" \
  228. "fatload ${bootdev} ${devnum}:${bootpart} ${loadaddr} /${bootenv}; " \
  229. "env import ${loadaddr} ${filesize}; \0" \
  230. "fdt_loaddtb=" \
  231. "fatload ${bootdev} ${devnum}:${bootpart} ${fdt_addr_r} /dtbs/${fdtfile}; fdt addr ${fdt_addr_r}; \0" \
  232. "fdt_sizecheck=" \
  233. "fatsize ${bootdev} ${devnum}:${bootpart} /dtbs/${fdtfile}; \0" \
  234. "set_fdt_distro=" \
  235. "run chipa_set_linux; run cpu_vol_set;" \
  236. "fatwrite ${bootdev} ${devnum}:${bootpart} ${fdt_addr_r} /dtbs/${fdtfile} ${filesize}; \0" \
  237. "bootcmd_distro=" \
  238. "run load_distro_uenv; " \
  239. "run fdt_loaddtb; run fdt_sizecheck; run set_fdt_distro; " \
  240. "sysboot ${bootdev} ${devnum}:${bootpart} fat ${scriptaddr} /${boot_syslinux_conf}; \0" \
  241. "distro_mmc_test_and_boot=" \
  242. "if mmc dev ${devnum}; then " \
  243. "echo Try booting from MMC${devnum} ...; " \
  244. "run bootcmd_distro;" \
  245. "fi;\0" \
  246. "distro_bootenv_mmc=" \
  247. "setenv bootdev mmc;" \
  248. "if test ${bootmode} = flash; then " \
  249. "for mmc_devnum in ${mmc_devnum_l}; do "\
  250. "setenv devnum ${mmc_devnum}; " \
  251. "run distro_mmc_test_and_boot;" \
  252. "done;" \
  253. "fi; " \
  254. "if test ${bootmode} = sd; then " \
  255. "setenv devnum ${sd_devnum};" \
  256. "run distro_mmc_test_and_boot;" \
  257. "fi; " \
  258. "if test ${bootmode} = emmc; then " \
  259. "setenv devnum ${emmc_devnum};"\
  260. "run distro_mmc_test_and_boot;" \
  261. "fi; \0" \
  262. "distro_bootenv_nvme=" \
  263. "if test ${bootmode} = flash; then " \
  264. "for nvme_devnum in ${nvme_devnum_l}; do " \
  265. "setenv devnum ${nvme_devnum};" \
  266. "if pci enum; then " \
  267. "nvme scan; " \
  268. "fi; " \
  269. "if nvme dev ${devnum}; then " \
  270. "echo Try booting from NVME${devnum} ...; " \
  271. "setenv bootdev nvme;" \
  272. "run bootcmd_distro; " \
  273. "fi; " \
  274. "done; " \
  275. "fi; \0" \
  276. "distro_boot_env=" \
  277. "echo Tring booting distro ...;" \
  278. "for bootdev_s in ${boot_devs}; do " \
  279. "run distro_bootenv_${bootdev_s}; " \
  280. "done; \0"
  281. #define CONFIG_EXTRA_ENV_SETTINGS \
  282. "fdt_high=0xffffffffffffffff\0" \
  283. "initrd_high=0xffffffffffffffff\0" \
  284. "kernel_addr_r=0x40200000\0" \
  285. "kernel_comp_addr_r=0x5a000000\0" \
  286. "kernel_comp_size=0x4000000\0" \
  287. "fdt_addr_r=0x46000000\0" \
  288. "scriptaddr=0x43900000\0" \
  289. "script_offset_f=0x1fff000\0" \
  290. "script_size_f=0x1000\0" \
  291. "pxefile_addr_r=0x45900000\0" \
  292. "ramdisk_addr_r=0x46100000\0" \
  293. "fdtoverlay_addr_r=0x4f000000\0" \
  294. "loadaddr=0x60000000\0" \
  295. VF2_SDK_BOOTENV \
  296. JH7110_SDK_BOOTENV \
  297. JH7110_DISTRO_BOOTENV \
  298. CHIPA_GMAC_SET \
  299. CHIPA_SET \
  300. CPU_VOL_1020_SET \
  301. CPU_VOL_1040_SET \
  302. CPU_VOL_1060_SET \
  303. CPU_SPEED_1250_SET \
  304. CPU_SPEED_1500_SET \
  305. CPU_FREQ_VOL_SET \
  306. CMA_SIZE_SET \
  307. VISIONFIVE2_MEM_SET \
  308. "type_guid_gpt_loader1=" TYPE_GUID_LOADER1 "\0" \
  309. "type_guid_gpt_loader2=" TYPE_GUID_LOADER2 "\0" \
  310. "type_guid_gpt_system=" TYPE_GUID_SYSTEM "\0" \
  311. "partitions=" PARTS_DEFAULT "\0" \
  312. BOOTENV \
  313. BOOTENV_SF
  314. #define CONFIG_SYS_BAUDRATE_TABLE {9600, 19200, 38400, 57600, 115200, 230400, 460800, 921600}
  315. #define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
  316. /* 6.25MHz RTC clock, StarFive JH7110*/
  317. #define CONFIG_SYS_HZ_CLOCK 4000000
  318. #define __io
  319. #define memset_io(c, v, l) memset((c), (v), (l))
  320. #define memcpy_fromio(a, c, l) memcpy((a), (c), (l))
  321. #define memcpy_toio(c, a, l) memcpy((c), (a), (l))
  322. #define CONFIG_VIDEO_BMP_LOGO
  323. #define CONFIG_VIDEO_LOGO
  324. #define CONFIG_BMP_16BPP
  325. #define CONFIG_BMP_24BPP
  326. #define CONFIG_BMP_32BPP
  327. #define CONFIG_ID_EEPROM
  328. #endif /* _STARFIVE_VISIONFIVE2_H */