misc.c 2.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright 2013 Stefan Roese <sr@denx.de>
  4. */
  5. #include <common.h>
  6. #include <lmb.h>
  7. #include <log.h>
  8. #include <asm/arch/sys_proto.h>
  9. #include <asm/global_data.h>
  10. #include <linux/delay.h>
  11. #include <linux/errno.h>
  12. #include <asm/io.h>
  13. #include <asm/mach-imx/regs-common.h>
  14. DECLARE_GLOBAL_DATA_PTR;
  15. /* 1 second delay should be plenty of time for block reset. */
  16. #define RESET_MAX_TIMEOUT 1000000
  17. #define MXS_BLOCK_SFTRST (1 << 31)
  18. #define MXS_BLOCK_CLKGATE (1 << 30)
  19. int mxs_wait_mask_set(struct mxs_register_32 *reg, uint32_t mask, unsigned
  20. int timeout)
  21. {
  22. while (--timeout) {
  23. if ((readl(&reg->reg) & mask) == mask)
  24. break;
  25. udelay(1);
  26. }
  27. return !timeout;
  28. }
  29. int mxs_wait_mask_clr(struct mxs_register_32 *reg, uint32_t mask, unsigned
  30. int timeout)
  31. {
  32. while (--timeout) {
  33. if ((readl(&reg->reg) & mask) == 0)
  34. break;
  35. udelay(1);
  36. }
  37. return !timeout;
  38. }
  39. int mxs_reset_block(struct mxs_register_32 *reg)
  40. {
  41. /* Clear SFTRST */
  42. writel(MXS_BLOCK_SFTRST, &reg->reg_clr);
  43. if (mxs_wait_mask_clr(reg, MXS_BLOCK_SFTRST, RESET_MAX_TIMEOUT))
  44. return 1;
  45. /* Clear CLKGATE */
  46. writel(MXS_BLOCK_CLKGATE, &reg->reg_clr);
  47. /* Set SFTRST */
  48. writel(MXS_BLOCK_SFTRST, &reg->reg_set);
  49. /* Wait for CLKGATE being set */
  50. if (mxs_wait_mask_set(reg, MXS_BLOCK_CLKGATE, RESET_MAX_TIMEOUT))
  51. return 1;
  52. /* Clear SFTRST */
  53. writel(MXS_BLOCK_SFTRST, &reg->reg_clr);
  54. if (mxs_wait_mask_clr(reg, MXS_BLOCK_SFTRST, RESET_MAX_TIMEOUT))
  55. return 1;
  56. /* Clear CLKGATE */
  57. writel(MXS_BLOCK_CLKGATE, &reg->reg_clr);
  58. if (mxs_wait_mask_clr(reg, MXS_BLOCK_CLKGATE, RESET_MAX_TIMEOUT))
  59. return 1;
  60. return 0;
  61. }
  62. static ulong get_sp(void)
  63. {
  64. ulong ret;
  65. asm("mov %0, sp" : "=r"(ret) : );
  66. return ret;
  67. }
  68. void board_lmb_reserve(struct lmb *lmb)
  69. {
  70. ulong sp, bank_end;
  71. int bank;
  72. sp = get_sp();
  73. debug("## Current stack ends at 0x%08lx ", sp);
  74. /* adjust sp by 16K to be safe */
  75. sp -= 4096 << 2;
  76. for (bank = 0; bank < CONFIG_NR_DRAM_BANKS; bank++) {
  77. if (sp < gd->bd->bi_dram[bank].start)
  78. continue;
  79. bank_end = gd->bd->bi_dram[bank].start +
  80. gd->bd->bi_dram[bank].size;
  81. if (sp >= bank_end)
  82. continue;
  83. lmb_reserve(lmb, sp, bank_end - sp);
  84. break;
  85. }
  86. }