global_data.h 2.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * (C) Copyright 2002-2010
  4. * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
  5. */
  6. #ifndef __ASM_GBL_DATA_H
  7. #define __ASM_GBL_DATA_H
  8. #include <asm/types.h>
  9. #include <linux/types.h>
  10. /* Architecture-specific global data */
  11. struct arch_global_data {
  12. #if defined(CONFIG_FSL_ESDHC) || defined(CONFIG_FSL_ESDHC_IMX)
  13. u32 sdhc_clk;
  14. #endif
  15. #if defined(CONFIG_FSL_ESDHC)
  16. u32 sdhc_per_clk;
  17. #endif
  18. #if defined(CONFIG_U_QE)
  19. u32 qe_clk;
  20. u32 brg_clk;
  21. uint mp_alloc_base;
  22. uint mp_alloc_top;
  23. #endif /* CONFIG_U_QE */
  24. #ifdef CONFIG_AT91FAMILY
  25. /* "static data" needed by at91's clock.c */
  26. unsigned long cpu_clk_rate_hz;
  27. unsigned long main_clk_rate_hz;
  28. unsigned long mck_rate_hz;
  29. unsigned long plla_rate_hz;
  30. unsigned long pllb_rate_hz;
  31. unsigned long at91_pllb_usb_init;
  32. #endif
  33. /* "static data" needed by most of timer.c on ARM platforms */
  34. unsigned long timer_rate_hz;
  35. unsigned int tbu;
  36. unsigned int tbl;
  37. unsigned long lastinc;
  38. unsigned long long timer_reset_value;
  39. #if !(CONFIG_IS_ENABLED(SYS_ICACHE_OFF) && CONFIG_IS_ENABLED(SYS_DCACHE_OFF))
  40. unsigned long tlb_addr;
  41. unsigned long tlb_size;
  42. #if defined(CONFIG_ARM64)
  43. unsigned long tlb_fillptr;
  44. unsigned long tlb_emerg;
  45. #endif
  46. #endif
  47. #ifdef CONFIG_SYS_MEM_RESERVE_SECURE
  48. #define MEM_RESERVE_SECURE_SECURED 0x1
  49. #define MEM_RESERVE_SECURE_MAINTAINED 0x2
  50. #define MEM_RESERVE_SECURE_ADDR_MASK (~0x3)
  51. /*
  52. * Secure memory addr
  53. * This variable needs maintenance if the RAM base is not zero,
  54. * or if RAM splits into non-consecutive banks. It also has a
  55. * flag indicating the secure memory is marked as secure by MMU.
  56. * Flags used: 0x1 secured
  57. * 0x2 maintained
  58. */
  59. phys_addr_t secure_ram;
  60. unsigned long tlb_allocated;
  61. #endif
  62. #ifdef CONFIG_RESV_RAM
  63. /*
  64. * Reserved RAM for memory resident, eg. Management Complex (MC)
  65. * driver which continues to run after U-Boot exits.
  66. */
  67. phys_addr_t resv_ram;
  68. #endif
  69. #ifdef CONFIG_ARCH_OMAP2PLUS
  70. u32 omap_boot_device;
  71. u32 omap_boot_mode;
  72. u8 omap_ch_flags;
  73. #endif
  74. #if defined(CONFIG_FSL_LSCH3) && defined(CONFIG_SYS_FSL_HAS_DP_DDR)
  75. unsigned long mem2_clk;
  76. #endif
  77. #ifdef CONFIG_ARCH_IMX8
  78. struct udevice *scu_dev;
  79. #endif
  80. };
  81. #include <asm-generic/global_data.h>
  82. #ifdef __clang__
  83. #define DECLARE_GLOBAL_DATA_PTR
  84. #define gd get_gd()
  85. static inline gd_t *get_gd(void)
  86. {
  87. gd_t *gd_ptr;
  88. #ifdef CONFIG_ARM64
  89. __asm__ volatile("mov %0, x18\n" : "=r" (gd_ptr));
  90. #else
  91. __asm__ volatile("mov %0, r9\n" : "=r" (gd_ptr));
  92. #endif
  93. return gd_ptr;
  94. }
  95. #else
  96. #ifdef CONFIG_ARM64
  97. #define DECLARE_GLOBAL_DATA_PTR register volatile gd_t *gd asm ("x18")
  98. #else
  99. #define DECLARE_GLOBAL_DATA_PTR register volatile gd_t *gd asm ("r9")
  100. #endif
  101. #endif
  102. static inline void set_gd(volatile gd_t *gd_ptr)
  103. {
  104. #ifdef CONFIG_ARM64
  105. __asm__ volatile("ldr x18, %0\n" : : "m"(gd_ptr));
  106. #else
  107. __asm__ volatile("ldr r9, %0\n" : : "m"(gd_ptr));
  108. #endif
  109. }
  110. #endif /* __ASM_GBL_DATA_H */