pci.h 65 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * (C) Copyright 2001 Sysgo Real-Time Solutions, GmbH <www.elinos.com>
  4. * Andreas Heppel <aheppel@sysgo.de>
  5. *
  6. * (C) Copyright 2002
  7. * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
  8. */
  9. #ifndef _PCI_H
  10. #define _PCI_H
  11. #define PCI_CFG_SPACE_SIZE 256
  12. #define PCI_CFG_SPACE_EXP_SIZE 4096
  13. /*
  14. * Under PCI, each device has 256 bytes of configuration address space,
  15. * of which the first 64 bytes are standardized as follows:
  16. */
  17. #define PCI_STD_HEADER_SIZEOF 64
  18. #define PCI_VENDOR_ID 0x00 /* 16 bits */
  19. #define PCI_DEVICE_ID 0x02 /* 16 bits */
  20. #define PCI_COMMAND 0x04 /* 16 bits */
  21. #define PCI_COMMAND_IO 0x1 /* Enable response in I/O space */
  22. #define PCI_COMMAND_MEMORY 0x2 /* Enable response in Memory space */
  23. #define PCI_COMMAND_MASTER 0x4 /* Enable bus mastering */
  24. #define PCI_COMMAND_SPECIAL 0x8 /* Enable response to special cycles */
  25. #define PCI_COMMAND_INVALIDATE 0x10 /* Use memory write and invalidate */
  26. #define PCI_COMMAND_VGA_PALETTE 0x20 /* Enable palette snooping */
  27. #define PCI_COMMAND_PARITY 0x40 /* Enable parity checking */
  28. #define PCI_COMMAND_WAIT 0x80 /* Enable address/data stepping */
  29. #define PCI_COMMAND_SERR 0x100 /* Enable SERR */
  30. #define PCI_COMMAND_FAST_BACK 0x200 /* Enable back-to-back writes */
  31. #define PCI_STATUS 0x06 /* 16 bits */
  32. #define PCI_STATUS_CAP_LIST 0x10 /* Support Capability List */
  33. #define PCI_STATUS_66MHZ 0x20 /* Support 66 Mhz PCI 2.1 bus */
  34. #define PCI_STATUS_UDF 0x40 /* Support User Definable Features [obsolete] */
  35. #define PCI_STATUS_FAST_BACK 0x80 /* Accept fast-back to back */
  36. #define PCI_STATUS_PARITY 0x100 /* Detected parity error */
  37. #define PCI_STATUS_DEVSEL_MASK 0x600 /* DEVSEL timing */
  38. #define PCI_STATUS_DEVSEL_FAST 0x000
  39. #define PCI_STATUS_DEVSEL_MEDIUM 0x200
  40. #define PCI_STATUS_DEVSEL_SLOW 0x400
  41. #define PCI_STATUS_SIG_TARGET_ABORT 0x800 /* Set on target abort */
  42. #define PCI_STATUS_REC_TARGET_ABORT 0x1000 /* Master ack of " */
  43. #define PCI_STATUS_REC_MASTER_ABORT 0x2000 /* Set on master abort */
  44. #define PCI_STATUS_SIG_SYSTEM_ERROR 0x4000 /* Set when we drive SERR */
  45. #define PCI_STATUS_DETECTED_PARITY 0x8000 /* Set on parity error */
  46. #define PCI_CLASS_REVISION 0x08 /* High 24 bits are class, low 8
  47. revision */
  48. #define PCI_REVISION_ID 0x08 /* Revision ID */
  49. #define PCI_CLASS_PROG 0x09 /* Reg. Level Programming Interface */
  50. #define PCI_CLASS_DEVICE 0x0a /* Device class */
  51. #define PCI_CLASS_CODE 0x0b /* Device class code */
  52. #define PCI_CLASS_CODE_TOO_OLD 0x00
  53. #define PCI_CLASS_CODE_STORAGE 0x01
  54. #define PCI_CLASS_CODE_NETWORK 0x02
  55. #define PCI_CLASS_CODE_DISPLAY 0x03
  56. #define PCI_CLASS_CODE_MULTIMEDIA 0x04
  57. #define PCI_CLASS_CODE_MEMORY 0x05
  58. #define PCI_CLASS_CODE_BRIDGE 0x06
  59. #define PCI_CLASS_CODE_COMM 0x07
  60. #define PCI_CLASS_CODE_PERIPHERAL 0x08
  61. #define PCI_CLASS_CODE_INPUT 0x09
  62. #define PCI_CLASS_CODE_DOCKING 0x0A
  63. #define PCI_CLASS_CODE_PROCESSOR 0x0B
  64. #define PCI_CLASS_CODE_SERIAL 0x0C
  65. #define PCI_CLASS_CODE_WIRELESS 0x0D
  66. #define PCI_CLASS_CODE_I2O 0x0E
  67. #define PCI_CLASS_CODE_SATELLITE 0x0F
  68. #define PCI_CLASS_CODE_CRYPTO 0x10
  69. #define PCI_CLASS_CODE_DATA 0x11
  70. /* Base Class 0x12 - 0xFE is reserved */
  71. #define PCI_CLASS_CODE_OTHER 0xFF
  72. #define PCI_CLASS_SUB_CODE 0x0a /* Device sub-class code */
  73. #define PCI_CLASS_SUB_CODE_TOO_OLD_NOTVGA 0x00
  74. #define PCI_CLASS_SUB_CODE_TOO_OLD_VGA 0x01
  75. #define PCI_CLASS_SUB_CODE_STORAGE_SCSI 0x00
  76. #define PCI_CLASS_SUB_CODE_STORAGE_IDE 0x01
  77. #define PCI_CLASS_SUB_CODE_STORAGE_FLOPPY 0x02
  78. #define PCI_CLASS_SUB_CODE_STORAGE_IPIBUS 0x03
  79. #define PCI_CLASS_SUB_CODE_STORAGE_RAID 0x04
  80. #define PCI_CLASS_SUB_CODE_STORAGE_ATA 0x05
  81. #define PCI_CLASS_SUB_CODE_STORAGE_SATA 0x06
  82. #define PCI_CLASS_SUB_CODE_STORAGE_SAS 0x07
  83. #define PCI_CLASS_SUB_CODE_STORAGE_OTHER 0x80
  84. #define PCI_CLASS_SUB_CODE_NETWORK_ETHERNET 0x00
  85. #define PCI_CLASS_SUB_CODE_NETWORK_TOKENRING 0x01
  86. #define PCI_CLASS_SUB_CODE_NETWORK_FDDI 0x02
  87. #define PCI_CLASS_SUB_CODE_NETWORK_ATM 0x03
  88. #define PCI_CLASS_SUB_CODE_NETWORK_ISDN 0x04
  89. #define PCI_CLASS_SUB_CODE_NETWORK_WORLDFIP 0x05
  90. #define PCI_CLASS_SUB_CODE_NETWORK_PICMG 0x06
  91. #define PCI_CLASS_SUB_CODE_NETWORK_OTHER 0x80
  92. #define PCI_CLASS_SUB_CODE_DISPLAY_VGA 0x00
  93. #define PCI_CLASS_SUB_CODE_DISPLAY_XGA 0x01
  94. #define PCI_CLASS_SUB_CODE_DISPLAY_3D 0x02
  95. #define PCI_CLASS_SUB_CODE_DISPLAY_OTHER 0x80
  96. #define PCI_CLASS_SUB_CODE_MULTIMEDIA_VIDEO 0x00
  97. #define PCI_CLASS_SUB_CODE_MULTIMEDIA_AUDIO 0x01
  98. #define PCI_CLASS_SUB_CODE_MULTIMEDIA_PHONE 0x02
  99. #define PCI_CLASS_SUB_CODE_MULTIMEDIA_OTHER 0x80
  100. #define PCI_CLASS_SUB_CODE_MEMORY_RAM 0x00
  101. #define PCI_CLASS_SUB_CODE_MEMORY_FLASH 0x01
  102. #define PCI_CLASS_SUB_CODE_MEMORY_OTHER 0x80
  103. #define PCI_CLASS_SUB_CODE_BRIDGE_HOST 0x00
  104. #define PCI_CLASS_SUB_CODE_BRIDGE_ISA 0x01
  105. #define PCI_CLASS_SUB_CODE_BRIDGE_EISA 0x02
  106. #define PCI_CLASS_SUB_CODE_BRIDGE_MCA 0x03
  107. #define PCI_CLASS_SUB_CODE_BRIDGE_PCI 0x04
  108. #define PCI_CLASS_SUB_CODE_BRIDGE_PCMCIA 0x05
  109. #define PCI_CLASS_SUB_CODE_BRIDGE_NUBUS 0x06
  110. #define PCI_CLASS_SUB_CODE_BRIDGE_CARDBUS 0x07
  111. #define PCI_CLASS_SUB_CODE_BRIDGE_RACEWAY 0x08
  112. #define PCI_CLASS_SUB_CODE_BRIDGE_SEMI_PCI 0x09
  113. #define PCI_CLASS_SUB_CODE_BRIDGE_INFINIBAND 0x0A
  114. #define PCI_CLASS_SUB_CODE_BRIDGE_OTHER 0x80
  115. #define PCI_CLASS_SUB_CODE_COMM_SERIAL 0x00
  116. #define PCI_CLASS_SUB_CODE_COMM_PARALLEL 0x01
  117. #define PCI_CLASS_SUB_CODE_COMM_MULTIPORT 0x02
  118. #define PCI_CLASS_SUB_CODE_COMM_MODEM 0x03
  119. #define PCI_CLASS_SUB_CODE_COMM_GPIB 0x04
  120. #define PCI_CLASS_SUB_CODE_COMM_SMARTCARD 0x05
  121. #define PCI_CLASS_SUB_CODE_COMM_OTHER 0x80
  122. #define PCI_CLASS_SUB_CODE_PERIPHERAL_PIC 0x00
  123. #define PCI_CLASS_SUB_CODE_PERIPHERAL_DMA 0x01
  124. #define PCI_CLASS_SUB_CODE_PERIPHERAL_TIMER 0x02
  125. #define PCI_CLASS_SUB_CODE_PERIPHERAL_RTC 0x03
  126. #define PCI_CLASS_SUB_CODE_PERIPHERAL_HOTPLUG 0x04
  127. #define PCI_CLASS_SUB_CODE_PERIPHERAL_SD 0x05
  128. #define PCI_CLASS_SUB_CODE_PERIPHERAL_OTHER 0x80
  129. #define PCI_CLASS_SUB_CODE_INPUT_KEYBOARD 0x00
  130. #define PCI_CLASS_SUB_CODE_INPUT_DIGITIZER 0x01
  131. #define PCI_CLASS_SUB_CODE_INPUT_MOUSE 0x02
  132. #define PCI_CLASS_SUB_CODE_INPUT_SCANNER 0x03
  133. #define PCI_CLASS_SUB_CODE_INPUT_GAMEPORT 0x04
  134. #define PCI_CLASS_SUB_CODE_INPUT_OTHER 0x80
  135. #define PCI_CLASS_SUB_CODE_DOCKING_GENERIC 0x00
  136. #define PCI_CLASS_SUB_CODE_DOCKING_OTHER 0x80
  137. #define PCI_CLASS_SUB_CODE_PROCESSOR_386 0x00
  138. #define PCI_CLASS_SUB_CODE_PROCESSOR_486 0x01
  139. #define PCI_CLASS_SUB_CODE_PROCESSOR_PENTIUM 0x02
  140. #define PCI_CLASS_SUB_CODE_PROCESSOR_ALPHA 0x10
  141. #define PCI_CLASS_SUB_CODE_PROCESSOR_POWERPC 0x20
  142. #define PCI_CLASS_SUB_CODE_PROCESSOR_MIPS 0x30
  143. #define PCI_CLASS_SUB_CODE_PROCESSOR_COPROC 0x40
  144. #define PCI_CLASS_SUB_CODE_SERIAL_1394 0x00
  145. #define PCI_CLASS_SUB_CODE_SERIAL_ACCESSBUS 0x01
  146. #define PCI_CLASS_SUB_CODE_SERIAL_SSA 0x02
  147. #define PCI_CLASS_SUB_CODE_SERIAL_USB 0x03
  148. #define PCI_CLASS_SUB_CODE_SERIAL_FIBRECHAN 0x04
  149. #define PCI_CLASS_SUB_CODE_SERIAL_SMBUS 0x05
  150. #define PCI_CLASS_SUB_CODE_SERIAL_INFINIBAND 0x06
  151. #define PCI_CLASS_SUB_CODE_SERIAL_IPMI 0x07
  152. #define PCI_CLASS_SUB_CODE_SERIAL_SERCOS 0x08
  153. #define PCI_CLASS_SUB_CODE_SERIAL_CANBUS 0x09
  154. #define PCI_CLASS_SUB_CODE_WIRELESS_IRDA 0x00
  155. #define PCI_CLASS_SUB_CODE_WIRELESS_IR 0x01
  156. #define PCI_CLASS_SUB_CODE_WIRELESS_RF 0x10
  157. #define PCI_CLASS_SUB_CODE_WIRELESS_BLUETOOTH 0x11
  158. #define PCI_CLASS_SUB_CODE_WIRELESS_BROADBAND 0x12
  159. #define PCI_CLASS_SUB_CODE_WIRELESS_80211A 0x20
  160. #define PCI_CLASS_SUB_CODE_WIRELESS_80211B 0x21
  161. #define PCI_CLASS_SUB_CODE_WIRELESS_OTHER 0x80
  162. #define PCI_CLASS_SUB_CODE_I2O_V1_0 0x00
  163. #define PCI_CLASS_SUB_CODE_SATELLITE_TV 0x01
  164. #define PCI_CLASS_SUB_CODE_SATELLITE_AUDIO 0x02
  165. #define PCI_CLASS_SUB_CODE_SATELLITE_VOICE 0x03
  166. #define PCI_CLASS_SUB_CODE_SATELLITE_DATA 0x04
  167. #define PCI_CLASS_SUB_CODE_CRYPTO_NETWORK 0x00
  168. #define PCI_CLASS_SUB_CODE_CRYPTO_ENTERTAINMENT 0x10
  169. #define PCI_CLASS_SUB_CODE_CRYPTO_OTHER 0x80
  170. #define PCI_CLASS_SUB_CODE_DATA_DPIO 0x00
  171. #define PCI_CLASS_SUB_CODE_DATA_PERFCNTR 0x01
  172. #define PCI_CLASS_SUB_CODE_DATA_COMMSYNC 0x10
  173. #define PCI_CLASS_SUB_CODE_DATA_MGMT 0x20
  174. #define PCI_CLASS_SUB_CODE_DATA_OTHER 0x80
  175. #define PCI_CACHE_LINE_SIZE 0x0c /* 8 bits */
  176. #define PCI_LATENCY_TIMER 0x0d /* 8 bits */
  177. #define PCI_HEADER_TYPE 0x0e /* 8 bits */
  178. #define PCI_HEADER_TYPE_NORMAL 0
  179. #define PCI_HEADER_TYPE_BRIDGE 1
  180. #define PCI_HEADER_TYPE_CARDBUS 2
  181. #define PCI_BIST 0x0f /* 8 bits */
  182. #define PCI_BIST_CODE_MASK 0x0f /* Return result */
  183. #define PCI_BIST_START 0x40 /* 1 to start BIST, 2 secs or less */
  184. #define PCI_BIST_CAPABLE 0x80 /* 1 if BIST capable */
  185. /*
  186. * Base addresses specify locations in memory or I/O space.
  187. * Decoded size can be determined by writing a value of
  188. * 0xffffffff to the register, and reading it back. Only
  189. * 1 bits are decoded.
  190. */
  191. #define PCI_BASE_ADDRESS_0 0x10 /* 32 bits */
  192. #define PCI_BASE_ADDRESS_1 0x14 /* 32 bits [htype 0,1 only] */
  193. #define PCI_BASE_ADDRESS_2 0x18 /* 32 bits [htype 0 only] */
  194. #define PCI_BASE_ADDRESS_3 0x1c /* 32 bits */
  195. #define PCI_BASE_ADDRESS_4 0x20 /* 32 bits */
  196. #define PCI_BASE_ADDRESS_5 0x24 /* 32 bits */
  197. #define PCI_BASE_ADDRESS_SPACE 0x01 /* 0 = memory, 1 = I/O */
  198. #define PCI_BASE_ADDRESS_SPACE_IO 0x01
  199. #define PCI_BASE_ADDRESS_SPACE_MEMORY 0x00
  200. #define PCI_BASE_ADDRESS_MEM_TYPE_MASK 0x06
  201. #define PCI_BASE_ADDRESS_MEM_TYPE_32 0x00 /* 32 bit address */
  202. #define PCI_BASE_ADDRESS_MEM_TYPE_1M 0x02 /* Below 1M [obsolete] */
  203. #define PCI_BASE_ADDRESS_MEM_TYPE_64 0x04 /* 64 bit address */
  204. #define PCI_BASE_ADDRESS_MEM_PREFETCH 0x08 /* prefetchable? */
  205. #define PCI_BASE_ADDRESS_MEM_MASK (~0x0fULL)
  206. #define PCI_BASE_ADDRESS_IO_MASK (~0x03ULL)
  207. /* bit 1 is reserved if address_space = 1 */
  208. /* Convert a regsister address (e.g. PCI_BASE_ADDRESS_1) to a bar # (e.g. 1) */
  209. #define pci_offset_to_barnum(offset) \
  210. (((offset) - PCI_BASE_ADDRESS_0) / sizeof(u32))
  211. /* Header type 0 (normal devices) */
  212. #define PCI_CARDBUS_CIS 0x28
  213. #define PCI_SUBSYSTEM_VENDOR_ID 0x2c
  214. #define PCI_SUBSYSTEM_ID 0x2e
  215. #define PCI_ROM_ADDRESS 0x30 /* Bits 31..11 are address, 10..1 reserved */
  216. #define PCI_ROM_ADDRESS_ENABLE 0x01
  217. #define PCI_ROM_ADDRESS_MASK (~0x7ffULL)
  218. #define PCI_CAPABILITY_LIST 0x34 /* Offset of first capability list entry */
  219. /* 0x35-0x3b are reserved */
  220. #define PCI_INTERRUPT_LINE 0x3c /* 8 bits */
  221. #define PCI_INTERRUPT_PIN 0x3d /* 8 bits */
  222. #define PCI_MIN_GNT 0x3e /* 8 bits */
  223. #define PCI_MAX_LAT 0x3f /* 8 bits */
  224. #define PCI_INTERRUPT_LINE_DISABLE 0xff
  225. /* Header type 1 (PCI-to-PCI bridges) */
  226. #define PCI_PRIMARY_BUS 0x18 /* Primary bus number */
  227. #define PCI_SECONDARY_BUS 0x19 /* Secondary bus number */
  228. #define PCI_SUBORDINATE_BUS 0x1a /* Highest bus number behind the bridge */
  229. #define PCI_SEC_LATENCY_TIMER 0x1b /* Latency timer for secondary interface */
  230. #define PCI_IO_BASE 0x1c /* I/O range behind the bridge */
  231. #define PCI_IO_LIMIT 0x1d
  232. #define PCI_IO_RANGE_TYPE_MASK 0x0f /* I/O bridging type */
  233. #define PCI_IO_RANGE_TYPE_16 0x00
  234. #define PCI_IO_RANGE_TYPE_32 0x01
  235. #define PCI_IO_RANGE_MASK ~0x0f
  236. #define PCI_SEC_STATUS 0x1e /* Secondary status register, only bit 14 used */
  237. #define PCI_MEMORY_BASE 0x20 /* Memory range behind */
  238. #define PCI_MEMORY_LIMIT 0x22
  239. #define PCI_MEMORY_RANGE_TYPE_MASK 0x0f
  240. #define PCI_MEMORY_RANGE_MASK ~0x0f
  241. #define PCI_PREF_MEMORY_BASE 0x24 /* Prefetchable memory range behind */
  242. #define PCI_PREF_MEMORY_LIMIT 0x26
  243. #define PCI_PREF_RANGE_TYPE_MASK 0x0f
  244. #define PCI_PREF_RANGE_TYPE_32 0x00
  245. #define PCI_PREF_RANGE_TYPE_64 0x01
  246. #define PCI_PREF_RANGE_MASK ~0x0f
  247. #define PCI_PREF_BASE_UPPER32 0x28 /* Upper half of prefetchable memory range */
  248. #define PCI_PREF_LIMIT_UPPER32 0x2c
  249. #define PCI_IO_BASE_UPPER16 0x30 /* Upper half of I/O addresses */
  250. #define PCI_IO_LIMIT_UPPER16 0x32
  251. /* 0x34 same as for htype 0 */
  252. /* 0x35-0x3b is reserved */
  253. #define PCI_ROM_ADDRESS1 0x38 /* Same as PCI_ROM_ADDRESS, but for htype 1 */
  254. /* 0x3c-0x3d are same as for htype 0 */
  255. #define PCI_BRIDGE_CONTROL 0x3e
  256. #define PCI_BRIDGE_CTL_PARITY 0x01 /* Enable parity detection on secondary interface */
  257. #define PCI_BRIDGE_CTL_SERR 0x02 /* The same for SERR forwarding */
  258. #define PCI_BRIDGE_CTL_NO_ISA 0x04 /* Disable bridging of ISA ports */
  259. #define PCI_BRIDGE_CTL_VGA 0x08 /* Forward VGA addresses */
  260. #define PCI_BRIDGE_CTL_MASTER_ABORT 0x20 /* Report master aborts */
  261. #define PCI_BRIDGE_CTL_BUS_RESET 0x40 /* Secondary bus reset */
  262. #define PCI_BRIDGE_CTL_FAST_BACK 0x80 /* Fast Back2Back enabled on secondary interface */
  263. /* Header type 2 (CardBus bridges) */
  264. #define PCI_CB_CAPABILITY_LIST 0x14
  265. /* 0x15 reserved */
  266. #define PCI_CB_SEC_STATUS 0x16 /* Secondary status */
  267. #define PCI_CB_PRIMARY_BUS 0x18 /* PCI bus number */
  268. #define PCI_CB_CARD_BUS 0x19 /* CardBus bus number */
  269. #define PCI_CB_SUBORDINATE_BUS 0x1a /* Subordinate bus number */
  270. #define PCI_CB_LATENCY_TIMER 0x1b /* CardBus latency timer */
  271. #define PCI_CB_MEMORY_BASE_0 0x1c
  272. #define PCI_CB_MEMORY_LIMIT_0 0x20
  273. #define PCI_CB_MEMORY_BASE_1 0x24
  274. #define PCI_CB_MEMORY_LIMIT_1 0x28
  275. #define PCI_CB_IO_BASE_0 0x2c
  276. #define PCI_CB_IO_BASE_0_HI 0x2e
  277. #define PCI_CB_IO_LIMIT_0 0x30
  278. #define PCI_CB_IO_LIMIT_0_HI 0x32
  279. #define PCI_CB_IO_BASE_1 0x34
  280. #define PCI_CB_IO_BASE_1_HI 0x36
  281. #define PCI_CB_IO_LIMIT_1 0x38
  282. #define PCI_CB_IO_LIMIT_1_HI 0x3a
  283. #define PCI_CB_IO_RANGE_MASK ~0x03
  284. /* 0x3c-0x3d are same as for htype 0 */
  285. #define PCI_CB_BRIDGE_CONTROL 0x3e
  286. #define PCI_CB_BRIDGE_CTL_PARITY 0x01 /* Similar to standard bridge control register */
  287. #define PCI_CB_BRIDGE_CTL_SERR 0x02
  288. #define PCI_CB_BRIDGE_CTL_ISA 0x04
  289. #define PCI_CB_BRIDGE_CTL_VGA 0x08
  290. #define PCI_CB_BRIDGE_CTL_MASTER_ABORT 0x20
  291. #define PCI_CB_BRIDGE_CTL_CB_RESET 0x40 /* CardBus reset */
  292. #define PCI_CB_BRIDGE_CTL_16BIT_INT 0x80 /* Enable interrupt for 16-bit cards */
  293. #define PCI_CB_BRIDGE_CTL_PREFETCH_MEM0 0x100 /* Prefetch enable for both memory regions */
  294. #define PCI_CB_BRIDGE_CTL_PREFETCH_MEM1 0x200
  295. #define PCI_CB_BRIDGE_CTL_POST_WRITES 0x400
  296. #define PCI_CB_SUBSYSTEM_VENDOR_ID 0x40
  297. #define PCI_CB_SUBSYSTEM_ID 0x42
  298. #define PCI_CB_LEGACY_MODE_BASE 0x44 /* 16-bit PC Card legacy mode base address (ExCa) */
  299. /* 0x48-0x7f reserved */
  300. /* Capability lists */
  301. #define PCI_CAP_LIST_ID 0 /* Capability ID */
  302. #define PCI_CAP_ID_PM 0x01 /* Power Management */
  303. #define PCI_CAP_ID_AGP 0x02 /* Accelerated Graphics Port */
  304. #define PCI_CAP_ID_VPD 0x03 /* Vital Product Data */
  305. #define PCI_CAP_ID_SLOTID 0x04 /* Slot Identification */
  306. #define PCI_CAP_ID_MSI 0x05 /* Message Signalled Interrupts */
  307. #define PCI_CAP_ID_CHSWP 0x06 /* CompactPCI HotSwap */
  308. #define PCI_CAP_ID_PCIX 0x07 /* PCI-X */
  309. #define PCI_CAP_ID_HT 0x08 /* HyperTransport */
  310. #define PCI_CAP_ID_VNDR 0x09 /* Vendor-Specific */
  311. #define PCI_CAP_ID_DBG 0x0A /* Debug port */
  312. #define PCI_CAP_ID_CCRC 0x0B /* CompactPCI Central Resource Control */
  313. #define PCI_CAP_ID_SHPC 0x0C /* PCI Standard Hot-Plug Controller */
  314. #define PCI_CAP_ID_SSVID 0x0D /* Bridge subsystem vendor/device ID */
  315. #define PCI_CAP_ID_AGP3 0x0E /* AGP Target PCI-PCI bridge */
  316. #define PCI_CAP_ID_SECDEV 0x0F /* Secure Device */
  317. #define PCI_CAP_ID_EXP 0x10 /* PCI Express */
  318. #define PCI_CAP_ID_MSIX 0x11 /* MSI-X */
  319. #define PCI_CAP_ID_SATA 0x12 /* SATA Data/Index Conf. */
  320. #define PCI_CAP_ID_AF 0x13 /* PCI Advanced Features */
  321. #define PCI_CAP_ID_EA 0x14 /* PCI Enhanced Allocation */
  322. #define PCI_CAP_ID_MAX PCI_CAP_ID_EA
  323. #define PCI_CAP_LIST_NEXT 1 /* Next capability in the list */
  324. #define PCI_CAP_FLAGS 2 /* Capability defined flags (16 bits) */
  325. #define PCI_CAP_SIZEOF 4
  326. /* Power Management Registers */
  327. #define PCI_PM_CAP_VER_MASK 0x0007 /* Version */
  328. #define PCI_PM_CAP_PME_CLOCK 0x0008 /* PME clock required */
  329. #define PCI_PM_CAP_AUX_POWER 0x0010 /* Auxilliary power support */
  330. #define PCI_PM_CAP_DSI 0x0020 /* Device specific initialization */
  331. #define PCI_PM_CAP_D1 0x0200 /* D1 power state support */
  332. #define PCI_PM_CAP_D2 0x0400 /* D2 power state support */
  333. #define PCI_PM_CAP_PME 0x0800 /* PME pin supported */
  334. #define PCI_PM_CTRL 4 /* PM control and status register */
  335. #define PCI_PM_CTRL_STATE_MASK 0x0003 /* Current power state (D0 to D3) */
  336. #define PCI_PM_CTRL_PME_ENABLE 0x0100 /* PME pin enable */
  337. #define PCI_PM_CTRL_DATA_SEL_MASK 0x1e00 /* Data select (??) */
  338. #define PCI_PM_CTRL_DATA_SCALE_MASK 0x6000 /* Data scale (??) */
  339. #define PCI_PM_CTRL_PME_STATUS 0x8000 /* PME pin status */
  340. #define PCI_PM_PPB_EXTENSIONS 6 /* PPB support extensions (??) */
  341. #define PCI_PM_PPB_B2_B3 0x40 /* Stop clock when in D3hot (??) */
  342. #define PCI_PM_BPCC_ENABLE 0x80 /* Bus power/clock control enable (??) */
  343. #define PCI_PM_DATA_REGISTER 7 /* (??) */
  344. #define PCI_PM_SIZEOF 8
  345. /* AGP registers */
  346. #define PCI_AGP_VERSION 2 /* BCD version number */
  347. #define PCI_AGP_RFU 3 /* Rest of capability flags */
  348. #define PCI_AGP_STATUS 4 /* Status register */
  349. #define PCI_AGP_STATUS_RQ_MASK 0xff000000 /* Maximum number of requests - 1 */
  350. #define PCI_AGP_STATUS_SBA 0x0200 /* Sideband addressing supported */
  351. #define PCI_AGP_STATUS_64BIT 0x0020 /* 64-bit addressing supported */
  352. #define PCI_AGP_STATUS_FW 0x0010 /* FW transfers supported */
  353. #define PCI_AGP_STATUS_RATE4 0x0004 /* 4x transfer rate supported */
  354. #define PCI_AGP_STATUS_RATE2 0x0002 /* 2x transfer rate supported */
  355. #define PCI_AGP_STATUS_RATE1 0x0001 /* 1x transfer rate supported */
  356. #define PCI_AGP_COMMAND 8 /* Control register */
  357. #define PCI_AGP_COMMAND_RQ_MASK 0xff000000 /* Master: Maximum number of requests */
  358. #define PCI_AGP_COMMAND_SBA 0x0200 /* Sideband addressing enabled */
  359. #define PCI_AGP_COMMAND_AGP 0x0100 /* Allow processing of AGP transactions */
  360. #define PCI_AGP_COMMAND_64BIT 0x0020 /* Allow processing of 64-bit addresses */
  361. #define PCI_AGP_COMMAND_FW 0x0010 /* Force FW transfers */
  362. #define PCI_AGP_COMMAND_RATE4 0x0004 /* Use 4x rate */
  363. #define PCI_AGP_COMMAND_RATE2 0x0002 /* Use 4x rate */
  364. #define PCI_AGP_COMMAND_RATE1 0x0001 /* Use 4x rate */
  365. #define PCI_AGP_SIZEOF 12
  366. /* PCI-X registers */
  367. #define PCI_X_CMD_DPERR_E 0x0001 /* Data Parity Error Recovery Enable */
  368. #define PCI_X_CMD_ERO 0x0002 /* Enable Relaxed Ordering */
  369. #define PCI_X_CMD_MAX_READ 0x0000 /* Max Memory Read Byte Count */
  370. #define PCI_X_CMD_MAX_SPLIT 0x0030 /* Max Outstanding Split Transactions */
  371. #define PCI_X_CMD_VERSION(x) (((x) >> 12) & 3) /* Version */
  372. /* Slot Identification */
  373. #define PCI_SID_ESR 2 /* Expansion Slot Register */
  374. #define PCI_SID_ESR_NSLOTS 0x1f /* Number of expansion slots available */
  375. #define PCI_SID_ESR_FIC 0x20 /* First In Chassis Flag */
  376. #define PCI_SID_CHASSIS_NR 3 /* Chassis Number */
  377. /* Message Signalled Interrupts registers */
  378. #define PCI_MSI_FLAGS 2 /* Various flags */
  379. #define PCI_MSI_FLAGS_64BIT 0x80 /* 64-bit addresses allowed */
  380. #define PCI_MSI_FLAGS_QSIZE 0x70 /* Message queue size configured */
  381. #define PCI_MSI_FLAGS_QMASK 0x0e /* Maximum queue size available */
  382. #define PCI_MSI_FLAGS_ENABLE 0x01 /* MSI feature enabled */
  383. #define PCI_MSI_FLAGS_MASKBIT 0x0100 /* Per-vector masking capable */
  384. #define PCI_MSI_RFU 3 /* Rest of capability flags */
  385. #define PCI_MSI_ADDRESS_LO 4 /* Lower 32 bits */
  386. #define PCI_MSI_ADDRESS_HI 8 /* Upper 32 bits (if PCI_MSI_FLAGS_64BIT set) */
  387. #define PCI_MSI_DATA_32 8 /* 16 bits of data for 32-bit devices */
  388. #define PCI_MSI_DATA_64 12 /* 16 bits of data for 64-bit devices */
  389. #define PCI_MAX_PCI_DEVICES 32
  390. #define PCI_MAX_PCI_FUNCTIONS 8
  391. #define PCI_FIND_CAP_TTL 0x48
  392. #define CAP_START_POS 0x40
  393. /* Extended Capabilities (PCI-X 2.0 and Express) */
  394. #define PCI_EXT_CAP_ID(header) (header & 0x0000ffff)
  395. #define PCI_EXT_CAP_VER(header) ((header >> 16) & 0xf)
  396. #define PCI_EXT_CAP_NEXT(header) ((header >> 20) & 0xffc)
  397. #define PCI_EXT_CAP_ID_ERR 0x01 /* Advanced Error Reporting */
  398. #define PCI_EXT_CAP_ID_VC 0x02 /* Virtual Channel Capability */
  399. #define PCI_EXT_CAP_ID_DSN 0x03 /* Device Serial Number */
  400. #define PCI_EXT_CAP_ID_PWR 0x04 /* Power Budgeting */
  401. #define PCI_EXT_CAP_ID_RCLD 0x05 /* Root Complex Link Declaration */
  402. #define PCI_EXT_CAP_ID_RCILC 0x06 /* Root Complex Internal Link Control */
  403. #define PCI_EXT_CAP_ID_RCEC 0x07 /* Root Complex Event Collector */
  404. #define PCI_EXT_CAP_ID_MFVC 0x08 /* Multi-Function VC Capability */
  405. #define PCI_EXT_CAP_ID_VC9 0x09 /* same as _VC */
  406. #define PCI_EXT_CAP_ID_RCRB 0x0A /* Root Complex RB? */
  407. #define PCI_EXT_CAP_ID_VNDR 0x0B /* Vendor-Specific */
  408. #define PCI_EXT_CAP_ID_CAC 0x0C /* Config Access - obsolete */
  409. #define PCI_EXT_CAP_ID_ACS 0x0D /* Access Control Services */
  410. #define PCI_EXT_CAP_ID_ARI 0x0E /* Alternate Routing ID */
  411. #define PCI_EXT_CAP_ID_ATS 0x0F /* Address Translation Services */
  412. #define PCI_EXT_CAP_ID_SRIOV 0x10 /* Single Root I/O Virtualization */
  413. #define PCI_EXT_CAP_ID_MRIOV 0x11 /* Multi Root I/O Virtualization */
  414. #define PCI_EXT_CAP_ID_MCAST 0x12 /* Multicast */
  415. #define PCI_EXT_CAP_ID_PRI 0x13 /* Page Request Interface */
  416. #define PCI_EXT_CAP_ID_AMD_XXX 0x14 /* Reserved for AMD */
  417. #define PCI_EXT_CAP_ID_REBAR 0x15 /* Resizable BAR */
  418. #define PCI_EXT_CAP_ID_DPA 0x16 /* Dynamic Power Allocation */
  419. #define PCI_EXT_CAP_ID_TPH 0x17 /* TPH Requester */
  420. #define PCI_EXT_CAP_ID_LTR 0x18 /* Latency Tolerance Reporting */
  421. #define PCI_EXT_CAP_ID_SECPCI 0x19 /* Secondary PCIe Capability */
  422. #define PCI_EXT_CAP_ID_PMUX 0x1A /* Protocol Multiplexing */
  423. #define PCI_EXT_CAP_ID_PASID 0x1B /* Process Address Space ID */
  424. #define PCI_EXT_CAP_ID_DPC 0x1D /* Downstream Port Containment */
  425. #define PCI_EXT_CAP_ID_L1SS 0x1E /* L1 PM Substates */
  426. #define PCI_EXT_CAP_ID_PTM 0x1F /* Precision Time Measurement */
  427. #define PCI_EXT_CAP_ID_MAX PCI_EXT_CAP_ID_PTM
  428. /* Enhanced Allocation Registers */
  429. #define PCI_EA_NUM_ENT 2 /* Number of Capability Entries */
  430. #define PCI_EA_NUM_ENT_MASK 0x3f /* Num Entries Mask */
  431. #define PCI_EA_FIRST_ENT 4 /* First EA Entry in List */
  432. #define PCI_EA_ES 0x00000007 /* Entry Size */
  433. #define PCI_EA_BEI 0x000000f0 /* BAR Equivalent Indicator */
  434. /* Base, MaxOffset registers */
  435. /* bit 0 is reserved */
  436. #define PCI_EA_IS_64 0x00000002 /* 64-bit field flag */
  437. #define PCI_EA_FIELD_MASK 0xfffffffc /* For Base & Max Offset */
  438. /* PCI Express capabilities */
  439. #define PCI_EXP_FLAGS 2 /* Capabilities register */
  440. #define PCI_EXP_FLAGS_TYPE 0x00f0 /* Device/Port type */
  441. #define PCI_EXP_TYPE_ROOT_PORT 0x4 /* Root Port */
  442. #define PCI_EXP_DEVCAP 4 /* Device capabilities */
  443. #define PCI_EXP_DEVCAP_FLR 0x10000000 /* Function Level Reset */
  444. #define PCI_EXP_DEVCTL 8 /* Device Control */
  445. #define PCI_EXP_DEVCTL_BCR_FLR 0x8000 /* Bridge Configuration Retry / FLR */
  446. #define PCI_EXP_LNKCAP 12 /* Link Capabilities */
  447. #define PCI_EXP_LNKCAP_SLS 0x0000000f /* Supported Link Speeds */
  448. #define PCI_EXP_LNKCAP_MLW 0x000003f0 /* Maximum Link Width */
  449. #define PCI_EXP_LNKCAP_DLLLARC 0x00100000 /* Data Link Layer Link Active Reporting Capable */
  450. #define PCI_EXP_LNKSTA 18 /* Link Status */
  451. #define PCI_EXP_LNKSTA_CLS 0x000f /* Current Link Speed */
  452. #define PCI_EXP_LNKSTA_CLS_2_5GB 0x0001 /* Current Link Speed 2.5GT/s */
  453. #define PCI_EXP_LNKSTA_CLS_5_0GB 0x0002 /* Current Link Speed 5.0GT/s */
  454. #define PCI_EXP_LNKSTA_CLS_8_0GB 0x0003 /* Current Link Speed 8.0GT/s */
  455. #define PCI_EXP_LNKSTA_NLW 0x03f0 /* Negotiated Link Width */
  456. #define PCI_EXP_LNKSTA_NLW_SHIFT 4 /* start of NLW mask in link status */
  457. #define PCI_EXP_LNKSTA_DLLLA 0x2000 /* Data Link Layer Link Active */
  458. #define PCI_EXP_SLTCAP 20 /* Slot Capabilities */
  459. #define PCI_EXP_SLTCAP_PSN 0xfff80000 /* Physical Slot Number */
  460. #define PCI_EXP_LNKCTL2 48 /* Link Control 2 */
  461. /* Include the ID list */
  462. #include <pci_ids.h>
  463. #ifndef __ASSEMBLY__
  464. #include <dm/pci.h>
  465. #ifdef CONFIG_SYS_PCI_64BIT
  466. typedef u64 pci_addr_t;
  467. typedef u64 pci_size_t;
  468. #else
  469. typedef unsigned long pci_addr_t;
  470. typedef unsigned long pci_size_t;
  471. #endif
  472. struct pci_region {
  473. pci_addr_t bus_start; /* Start on the bus */
  474. phys_addr_t phys_start; /* Start in physical address space */
  475. pci_size_t size; /* Size */
  476. unsigned long flags; /* Resource flags */
  477. pci_addr_t bus_lower;
  478. };
  479. #define PCI_REGION_MEM 0x00000000 /* PCI memory space */
  480. #define PCI_REGION_IO 0x00000001 /* PCI IO space */
  481. #define PCI_REGION_TYPE 0x00000001
  482. #define PCI_REGION_PREFETCH 0x00000008 /* prefetchable PCI memory */
  483. #define PCI_REGION_SYS_MEMORY 0x00000100 /* System memory */
  484. #define PCI_REGION_RO 0x00000200 /* Read-only memory */
  485. static inline void pci_set_region(struct pci_region *reg,
  486. pci_addr_t bus_start,
  487. phys_addr_t phys_start,
  488. pci_size_t size,
  489. unsigned long flags) {
  490. reg->bus_start = bus_start;
  491. reg->phys_start = phys_start;
  492. reg->size = size;
  493. reg->flags = flags;
  494. }
  495. typedef int pci_dev_t;
  496. #define PCI_BUS(d) (((d) >> 16) & 0xff)
  497. /*
  498. * Please note the difference in DEVFN usage in U-Boot vs Linux. U-Boot
  499. * uses DEVFN in bits 15-8 but Linux instead expects DEVFN in bits 7-0.
  500. * Please see the Linux header include/uapi/linux/pci.h for more details.
  501. * This is relevant for the following macros:
  502. * PCI_DEV, PCI_FUNC, PCI_DEVFN
  503. * The U-Boot macro PCI_DEV is equivalent to the Linux PCI_SLOT version with
  504. * the remark from above (input is in bits 15-8 instead of 7-0.
  505. */
  506. #define PCI_DEV(d) (((d) >> 11) & 0x1f)
  507. #define PCI_FUNC(d) (((d) >> 8) & 0x7)
  508. #define PCI_DEVFN(d, f) ((d) << 11 | (f) << 8)
  509. #define PCI_MASK_BUS(bdf) ((bdf) & 0xffff)
  510. #define PCI_ADD_BUS(bus, devfn) (((bus) << 16) | (devfn))
  511. #define PCI_BDF(b, d, f) ((b) << 16 | PCI_DEVFN(d, f))
  512. #define PCI_VENDEV(v, d) (((v) << 16) | (d))
  513. #define PCI_ANY_ID (~0)
  514. /* Convert from Linux format to U-Boot format */
  515. #define PCI_TO_BDF(val) ((val) << 8)
  516. struct pci_device_id {
  517. unsigned int vendor, device; /* Vendor and device ID or PCI_ANY_ID */
  518. unsigned int subvendor, subdevice; /* Subsystem ID's or PCI_ANY_ID */
  519. unsigned int class, class_mask; /* (class,subclass,prog-if) triplet */
  520. unsigned long driver_data; /* Data private to the driver */
  521. };
  522. struct pci_controller;
  523. struct pci_config_table {
  524. unsigned int vendor, device; /* Vendor and device ID or PCI_ANY_ID */
  525. unsigned int class; /* Class ID, or PCI_ANY_ID */
  526. unsigned int bus; /* Bus number, or PCI_ANY_ID */
  527. unsigned int dev; /* Device number, or PCI_ANY_ID */
  528. unsigned int func; /* Function number, or PCI_ANY_ID */
  529. void (*config_device)(struct pci_controller* hose, pci_dev_t dev,
  530. struct pci_config_table *);
  531. unsigned long priv[3];
  532. };
  533. extern void pci_cfgfunc_do_nothing(struct pci_controller* hose, pci_dev_t dev,
  534. struct pci_config_table *);
  535. extern void pci_cfgfunc_config_device(struct pci_controller* hose, pci_dev_t dev,
  536. struct pci_config_table *);
  537. #define MAX_PCI_REGIONS 7
  538. #define INDIRECT_TYPE_NO_PCIE_LINK 1
  539. /**
  540. * Structure of a PCI controller (host bridge)
  541. *
  542. * With driver model this is dev_get_uclass_priv(bus)
  543. *
  544. * @skip_auto_config_until_reloc: true to avoid auto-config until U-Boot has
  545. * relocated. Normally if PCI is used before relocation, this happens
  546. * before relocation also. Some platforms set up static configuration in
  547. * TPL/SPL to reduce code size and boot time, since these phases only know
  548. * about a small subset of PCI devices. This is normally false.
  549. */
  550. struct pci_controller {
  551. #ifdef CONFIG_DM_PCI
  552. struct udevice *bus;
  553. struct udevice *ctlr;
  554. bool skip_auto_config_until_reloc;
  555. #else
  556. struct pci_controller *next;
  557. #endif
  558. int first_busno;
  559. int last_busno;
  560. volatile unsigned int *cfg_addr;
  561. volatile unsigned char *cfg_data;
  562. int indirect_type;
  563. /*
  564. * TODO(sjg@chromium.org): With driver model we use struct
  565. * pci_controller for both the controller and any bridge devices
  566. * attached to it. But there is only one region list and it is in the
  567. * top-level controller.
  568. *
  569. * This could be changed so that struct pci_controller is only used
  570. * for PCI controllers and a separate UCLASS (or perhaps
  571. * UCLASS_PCI_GENERIC) is used for bridges.
  572. */
  573. struct pci_region regions[MAX_PCI_REGIONS];
  574. int region_count;
  575. struct pci_config_table *config_table;
  576. void (*fixup_irq)(struct pci_controller *, pci_dev_t);
  577. #ifndef CONFIG_DM_PCI
  578. /* Low-level architecture-dependent routines */
  579. int (*read_byte)(struct pci_controller*, pci_dev_t, int where, u8 *);
  580. int (*read_word)(struct pci_controller*, pci_dev_t, int where, u16 *);
  581. int (*read_dword)(struct pci_controller*, pci_dev_t, int where, u32 *);
  582. int (*write_byte)(struct pci_controller*, pci_dev_t, int where, u8);
  583. int (*write_word)(struct pci_controller*, pci_dev_t, int where, u16);
  584. int (*write_dword)(struct pci_controller*, pci_dev_t, int where, u32);
  585. #endif
  586. /* Used by auto config */
  587. struct pci_region *pci_mem, *pci_io, *pci_prefetch;
  588. #ifndef CONFIG_DM_PCI
  589. int current_busno;
  590. void *priv_data;
  591. #endif
  592. };
  593. #ifndef CONFIG_DM_PCI
  594. static inline void pci_set_ops(struct pci_controller *hose,
  595. int (*read_byte)(struct pci_controller*,
  596. pci_dev_t, int where, u8 *),
  597. int (*read_word)(struct pci_controller*,
  598. pci_dev_t, int where, u16 *),
  599. int (*read_dword)(struct pci_controller*,
  600. pci_dev_t, int where, u32 *),
  601. int (*write_byte)(struct pci_controller*,
  602. pci_dev_t, int where, u8),
  603. int (*write_word)(struct pci_controller*,
  604. pci_dev_t, int where, u16),
  605. int (*write_dword)(struct pci_controller*,
  606. pci_dev_t, int where, u32)) {
  607. hose->read_byte = read_byte;
  608. hose->read_word = read_word;
  609. hose->read_dword = read_dword;
  610. hose->write_byte = write_byte;
  611. hose->write_word = write_word;
  612. hose->write_dword = write_dword;
  613. }
  614. #endif
  615. #ifdef CONFIG_PCI_INDIRECT_BRIDGE
  616. extern void pci_setup_indirect(struct pci_controller* hose, u32 cfg_addr, u32 cfg_data);
  617. #endif
  618. #if !defined(CONFIG_DM_PCI) || defined(CONFIG_DM_PCI_COMPAT)
  619. extern phys_addr_t pci_hose_bus_to_phys(struct pci_controller* hose,
  620. pci_addr_t addr, unsigned long flags);
  621. extern pci_addr_t pci_hose_phys_to_bus(struct pci_controller* hose,
  622. phys_addr_t addr, unsigned long flags);
  623. #define pci_phys_to_bus(dev, addr, flags) \
  624. pci_hose_phys_to_bus(pci_bus_to_hose(PCI_BUS(dev)), (addr), (flags))
  625. #define pci_bus_to_phys(dev, addr, flags) \
  626. pci_hose_bus_to_phys(pci_bus_to_hose(PCI_BUS(dev)), (addr), (flags))
  627. #define pci_virt_to_bus(dev, addr, flags) \
  628. pci_hose_phys_to_bus(pci_bus_to_hose(PCI_BUS(dev)), \
  629. (virt_to_phys(addr)), (flags))
  630. #define pci_bus_to_virt(dev, addr, flags, len, map_flags) \
  631. map_physmem(pci_hose_bus_to_phys(pci_bus_to_hose(PCI_BUS(dev)), \
  632. (addr), (flags)), \
  633. (len), (map_flags))
  634. #define pci_phys_to_mem(dev, addr) \
  635. pci_phys_to_bus((dev), (addr), PCI_REGION_MEM)
  636. #define pci_mem_to_phys(dev, addr) \
  637. pci_bus_to_phys((dev), (addr), PCI_REGION_MEM)
  638. #define pci_phys_to_io(dev, addr) pci_phys_to_bus((dev), (addr), PCI_REGION_IO)
  639. #define pci_io_to_phys(dev, addr) pci_bus_to_phys((dev), (addr), PCI_REGION_IO)
  640. #define pci_virt_to_mem(dev, addr) \
  641. pci_virt_to_bus((dev), (addr), PCI_REGION_MEM)
  642. #define pci_mem_to_virt(dev, addr, len, map_flags) \
  643. pci_bus_to_virt((dev), (addr), PCI_REGION_MEM, (len), (map_flags))
  644. #define pci_virt_to_io(dev, addr) \
  645. pci_virt_to_bus((dev), (addr), PCI_REGION_IO)
  646. #define pci_io_to_virt(dev, addr, len, map_flags) \
  647. pci_bus_to_virt((dev), (addr), PCI_REGION_IO, (len), (map_flags))
  648. /* For driver model these are defined in macros in pci_compat.c */
  649. extern int pci_hose_read_config_byte(struct pci_controller *hose,
  650. pci_dev_t dev, int where, u8 *val);
  651. extern int pci_hose_read_config_word(struct pci_controller *hose,
  652. pci_dev_t dev, int where, u16 *val);
  653. extern int pci_hose_read_config_dword(struct pci_controller *hose,
  654. pci_dev_t dev, int where, u32 *val);
  655. extern int pci_hose_write_config_byte(struct pci_controller *hose,
  656. pci_dev_t dev, int where, u8 val);
  657. extern int pci_hose_write_config_word(struct pci_controller *hose,
  658. pci_dev_t dev, int where, u16 val);
  659. extern int pci_hose_write_config_dword(struct pci_controller *hose,
  660. pci_dev_t dev, int where, u32 val);
  661. #endif
  662. #ifndef CONFIG_DM_PCI
  663. extern int pci_read_config_byte(pci_dev_t dev, int where, u8 *val);
  664. extern int pci_read_config_word(pci_dev_t dev, int where, u16 *val);
  665. extern int pci_read_config_dword(pci_dev_t dev, int where, u32 *val);
  666. extern int pci_write_config_byte(pci_dev_t dev, int where, u8 val);
  667. extern int pci_write_config_word(pci_dev_t dev, int where, u16 val);
  668. extern int pci_write_config_dword(pci_dev_t dev, int where, u32 val);
  669. #endif
  670. void pciauto_region_init(struct pci_region *res);
  671. void pciauto_region_align(struct pci_region *res, pci_size_t size);
  672. void pciauto_config_init(struct pci_controller *hose);
  673. /**
  674. * pciauto_region_allocate() - Allocate resources from a PCI resource region
  675. *
  676. * Allocates @size bytes from the PCI resource @res. If @supports_64bit is
  677. * false, the result will be guaranteed to fit in 32 bits.
  678. *
  679. * @res: PCI region to allocate from
  680. * @size: Amount of bytes to allocate
  681. * @bar: Returns the PCI bus address of the allocated resource
  682. * @supports_64bit: Whether to allow allocations above the 32-bit boundary
  683. * @return 0 if successful, -1 on failure
  684. */
  685. int pciauto_region_allocate(struct pci_region *res, pci_size_t size,
  686. pci_addr_t *bar, bool supports_64bit);
  687. #if !defined(CONFIG_DM_PCI) || defined(CONFIG_DM_PCI_COMPAT)
  688. extern int pci_hose_read_config_byte_via_dword(struct pci_controller *hose,
  689. pci_dev_t dev, int where, u8 *val);
  690. extern int pci_hose_read_config_word_via_dword(struct pci_controller *hose,
  691. pci_dev_t dev, int where, u16 *val);
  692. extern int pci_hose_write_config_byte_via_dword(struct pci_controller *hose,
  693. pci_dev_t dev, int where, u8 val);
  694. extern int pci_hose_write_config_word_via_dword(struct pci_controller *hose,
  695. pci_dev_t dev, int where, u16 val);
  696. extern void *pci_map_bar(pci_dev_t pdev, int bar, int flags);
  697. extern void pci_register_hose(struct pci_controller* hose);
  698. extern struct pci_controller* pci_bus_to_hose(int bus);
  699. extern struct pci_controller *find_hose_by_cfg_addr(void *cfg_addr);
  700. extern struct pci_controller *pci_get_hose_head(void);
  701. extern int pci_skip_dev(struct pci_controller *hose, pci_dev_t dev);
  702. extern int pci_hose_scan(struct pci_controller *hose);
  703. extern int pci_hose_scan_bus(struct pci_controller *hose, int bus);
  704. extern void pciauto_setup_device(struct pci_controller *hose,
  705. pci_dev_t dev, int bars_num,
  706. struct pci_region *mem,
  707. struct pci_region *prefetch,
  708. struct pci_region *io);
  709. extern void pciauto_prescan_setup_bridge(struct pci_controller *hose,
  710. pci_dev_t dev, int sub_bus);
  711. extern void pciauto_postscan_setup_bridge(struct pci_controller *hose,
  712. pci_dev_t dev, int sub_bus);
  713. extern int pciauto_config_device(struct pci_controller *hose, pci_dev_t dev);
  714. extern pci_dev_t pci_find_device (unsigned int vendor, unsigned int device, int index);
  715. extern pci_dev_t pci_find_devices (struct pci_device_id *ids, int index);
  716. pci_dev_t pci_find_class(unsigned int find_class, int index);
  717. extern int pci_hose_find_capability(struct pci_controller *hose, pci_dev_t dev,
  718. int cap);
  719. extern int pci_hose_find_cap_start(struct pci_controller *hose, pci_dev_t dev,
  720. u8 hdr_type);
  721. extern int pci_find_cap(struct pci_controller *hose, pci_dev_t dev, int pos,
  722. int cap);
  723. int pci_find_next_ext_capability(struct pci_controller *hose,
  724. pci_dev_t dev, int start, int cap);
  725. int pci_hose_find_ext_capability(struct pci_controller *hose,
  726. pci_dev_t dev, int cap);
  727. #ifdef CONFIG_PCI_FIXUP_DEV
  728. extern void board_pci_fixup_dev(struct pci_controller *hose, pci_dev_t dev,
  729. unsigned short vendor,
  730. unsigned short device,
  731. unsigned short class);
  732. #endif
  733. #endif /* !defined(CONFIG_DM_PCI) || defined(CONFIG_DM_PCI_COMPAT) */
  734. const char * pci_class_str(u8 class);
  735. int pci_last_busno(void);
  736. #ifdef CONFIG_MPC85xx
  737. extern void pci_mpc85xx_init (struct pci_controller *hose);
  738. #endif
  739. #ifdef CONFIG_PCIE_IMX
  740. extern void imx_pcie_remove(void);
  741. #endif
  742. #if !defined(CONFIG_DM_PCI) || defined(CONFIG_DM_PCI_COMPAT)
  743. /**
  744. * pci_write_bar32() - Write the address of a BAR including control bits
  745. *
  746. * This writes a raw address (with control bits) to a bar. This can be used
  747. * with devices which require hard-coded addresses, not part of the normal
  748. * PCI enumeration process.
  749. *
  750. * @hose: PCI hose to use
  751. * @dev: PCI device to update
  752. * @barnum: BAR number (0-5)
  753. * @addr: BAR address with control bits
  754. */
  755. void pci_write_bar32(struct pci_controller *hose, pci_dev_t dev, int barnum,
  756. u32 addr);
  757. /**
  758. * pci_read_bar32() - read the address of a bar
  759. *
  760. * @hose: PCI hose to use
  761. * @dev: PCI device to inspect
  762. * @barnum: BAR number (0-5)
  763. * @return address of the bar, masking out any control bits
  764. * */
  765. u32 pci_read_bar32(struct pci_controller *hose, pci_dev_t dev, int barnum);
  766. /**
  767. * pci_hose_find_devices() - Find devices by vendor/device ID
  768. *
  769. * @hose: PCI hose to search
  770. * @busnum: Bus number to search
  771. * @ids: PCI vendor/device IDs to look for, terminated by 0, 0 record
  772. * @indexp: Pointer to device index to find. To find the first matching
  773. * device, pass 0; to find the second, pass 1, etc. This
  774. * parameter is decremented for each non-matching device so
  775. * can be called repeatedly.
  776. */
  777. pci_dev_t pci_hose_find_devices(struct pci_controller *hose, int busnum,
  778. struct pci_device_id *ids, int *indexp);
  779. #endif /* !CONFIG_DM_PCI || CONFIG_DM_PCI_COMPAT */
  780. /* Access sizes for PCI reads and writes */
  781. enum pci_size_t {
  782. PCI_SIZE_8,
  783. PCI_SIZE_16,
  784. PCI_SIZE_32,
  785. };
  786. struct udevice;
  787. #ifdef CONFIG_DM_PCI
  788. /**
  789. * struct pci_child_platdata - information stored about each PCI device
  790. *
  791. * Every device on a PCI bus has this per-child data.
  792. *
  793. * It can be accessed using dev_get_parent_platdata(dev) if dev->parent is a
  794. * PCI bus (i.e. UCLASS_PCI)
  795. *
  796. * @devfn: Encoded device and function index - see PCI_DEVFN()
  797. * @vendor: PCI vendor ID (see pci_ids.h)
  798. * @device: PCI device ID (see pci_ids.h)
  799. * @class: PCI class, 3 bytes: (base, sub, prog-if)
  800. */
  801. struct pci_child_platdata {
  802. int devfn;
  803. unsigned short vendor;
  804. unsigned short device;
  805. unsigned int class;
  806. };
  807. /* PCI bus operations */
  808. struct dm_pci_ops {
  809. /**
  810. * read_config() - Read a PCI configuration value
  811. *
  812. * PCI buses must support reading and writing configuration values
  813. * so that the bus can be scanned and its devices configured.
  814. *
  815. * Normally PCI_BUS(@bdf) is the same as @bus->seq, but not always.
  816. * If bridges exist it is possible to use the top-level bus to
  817. * access a sub-bus. In that case @bus will be the top-level bus
  818. * and PCI_BUS(bdf) will be a different (higher) value
  819. *
  820. * @bus: Bus to read from
  821. * @bdf: Bus, device and function to read
  822. * @offset: Byte offset within the device's configuration space
  823. * @valuep: Place to put the returned value
  824. * @size: Access size
  825. * @return 0 if OK, -ve on error
  826. */
  827. int (*read_config)(const struct udevice *bus, pci_dev_t bdf,
  828. uint offset, ulong *valuep, enum pci_size_t size);
  829. /**
  830. * write_config() - Write a PCI configuration value
  831. *
  832. * @bus: Bus to write to
  833. * @bdf: Bus, device and function to write
  834. * @offset: Byte offset within the device's configuration space
  835. * @value: Value to write
  836. * @size: Access size
  837. * @return 0 if OK, -ve on error
  838. */
  839. int (*write_config)(struct udevice *bus, pci_dev_t bdf, uint offset,
  840. ulong value, enum pci_size_t size);
  841. };
  842. /* Get access to a PCI bus' operations */
  843. #define pci_get_ops(dev) ((struct dm_pci_ops *)(dev)->driver->ops)
  844. /**
  845. * dm_pci_get_bdf() - Get the BDF value for a device
  846. *
  847. * @dev: Device to check
  848. * @return bus/device/function value (see PCI_BDF())
  849. */
  850. pci_dev_t dm_pci_get_bdf(const struct udevice *dev);
  851. /**
  852. * pci_bind_bus_devices() - scan a PCI bus and bind devices
  853. *
  854. * Scan a PCI bus looking for devices. Bind each one that is found. If
  855. * devices are already bound that match the scanned devices, just update the
  856. * child data so that the device can be used correctly (this happens when
  857. * the device tree describes devices we expect to see on the bus).
  858. *
  859. * Devices that are bound in this way will use a generic PCI driver which
  860. * does nothing. The device can still be accessed but will not provide any
  861. * driver interface.
  862. *
  863. * @bus: Bus containing devices to bind
  864. * @return 0 if OK, -ve on error
  865. */
  866. int pci_bind_bus_devices(struct udevice *bus);
  867. /**
  868. * pci_auto_config_devices() - configure bus devices ready for use
  869. *
  870. * This works through all devices on a bus by scanning the driver model
  871. * data structures (normally these have been set up by pci_bind_bus_devices()
  872. * earlier).
  873. *
  874. * Space is allocated for each PCI base address register (BAR) so that the
  875. * devices are mapped into memory and I/O space ready for use.
  876. *
  877. * @bus: Bus containing devices to bind
  878. * @return 0 if OK, -ve on error
  879. */
  880. int pci_auto_config_devices(struct udevice *bus);
  881. /**
  882. * dm_pci_bus_find_bdf() - Find a device given its PCI bus address
  883. *
  884. * @bdf: PCI device address: bus, device and function -see PCI_BDF()
  885. * @devp: Returns the device for this address, if found
  886. * @return 0 if OK, -ENODEV if not found
  887. */
  888. int dm_pci_bus_find_bdf(pci_dev_t bdf, struct udevice **devp);
  889. /**
  890. * pci_bus_find_devfn() - Find a device on a bus
  891. *
  892. * @find_devfn: PCI device address (device and function only)
  893. * @devp: Returns the device for this address, if found
  894. * @return 0 if OK, -ENODEV if not found
  895. */
  896. int pci_bus_find_devfn(const struct udevice *bus, pci_dev_t find_devfn,
  897. struct udevice **devp);
  898. /**
  899. * pci_find_first_device() - return the first available PCI device
  900. *
  901. * This function and pci_find_first_device() allow iteration through all
  902. * available PCI devices on all buses. Assuming there are any, this will
  903. * return the first one.
  904. *
  905. * @devp: Set to the first available device, or NULL if no more are left
  906. * or we got an error
  907. * @return 0 if all is OK, -ve on error (e.g. a bus/bridge failed to probe)
  908. */
  909. int pci_find_first_device(struct udevice **devp);
  910. /**
  911. * pci_find_next_device() - return the next available PCI device
  912. *
  913. * Finds the next available PCI device after the one supplied, or sets @devp
  914. * to NULL if there are no more.
  915. *
  916. * @devp: On entry, the last device returned. Set to the next available
  917. * device, or NULL if no more are left or we got an error
  918. * @return 0 if all is OK, -ve on error (e.g. a bus/bridge failed to probe)
  919. */
  920. int pci_find_next_device(struct udevice **devp);
  921. /**
  922. * pci_get_ff() - Returns a mask for the given access size
  923. *
  924. * @size: Access size
  925. * @return 0xff for PCI_SIZE_8, 0xffff for PCI_SIZE_16, 0xffffffff for
  926. * PCI_SIZE_32
  927. */
  928. int pci_get_ff(enum pci_size_t size);
  929. /**
  930. * pci_bus_find_devices () - Find devices on a bus
  931. *
  932. * @bus: Bus to search
  933. * @ids: PCI vendor/device IDs to look for, terminated by 0, 0 record
  934. * @indexp: Pointer to device index to find. To find the first matching
  935. * device, pass 0; to find the second, pass 1, etc. This
  936. * parameter is decremented for each non-matching device so
  937. * can be called repeatedly.
  938. * @devp: Returns matching device if found
  939. * @return 0 if found, -ENODEV if not
  940. */
  941. int pci_bus_find_devices(struct udevice *bus, struct pci_device_id *ids,
  942. int *indexp, struct udevice **devp);
  943. /**
  944. * pci_find_device_id() - Find a device on any bus
  945. *
  946. * @ids: PCI vendor/device IDs to look for, terminated by 0, 0 record
  947. * @index: Index number of device to find, 0 for the first match, 1 for
  948. * the second, etc.
  949. * @devp: Returns matching device if found
  950. * @return 0 if found, -ENODEV if not
  951. */
  952. int pci_find_device_id(struct pci_device_id *ids, int index,
  953. struct udevice **devp);
  954. /**
  955. * dm_pci_hose_probe_bus() - probe a subordinate bus, scanning it for devices
  956. *
  957. * This probes the given bus which causes it to be scanned for devices. The
  958. * devices will be bound but not probed.
  959. *
  960. * @hose specifies the PCI hose that will be used for the scan. This is
  961. * always a top-level bus with uclass UCLASS_PCI. The bus to scan is
  962. * in @bdf, and is a subordinate bus reachable from @hose.
  963. *
  964. * @hose: PCI hose to scan
  965. * @bdf: PCI bus address to scan (PCI_BUS(bdf) is the bus number)
  966. * @return 0 if OK, -ve on error
  967. */
  968. int dm_pci_hose_probe_bus(struct udevice *bus);
  969. /**
  970. * pci_bus_read_config() - Read a configuration value from a device
  971. *
  972. * TODO(sjg@chromium.org): We should be able to pass just a device and have
  973. * it do the right thing. It would be good to have that function also.
  974. *
  975. * @bus: Bus to read from
  976. * @bdf: PCI device address: bus, device and function -see PCI_BDF()
  977. * @offset: Register offset to read
  978. * @valuep: Place to put the returned value
  979. * @size: Access size
  980. * @return 0 if OK, -ve on error
  981. */
  982. int pci_bus_read_config(const struct udevice *bus, pci_dev_t bdf, int offset,
  983. unsigned long *valuep, enum pci_size_t size);
  984. /**
  985. * pci_bus_write_config() - Write a configuration value to a device
  986. *
  987. * @bus: Bus to write from
  988. * @bdf: PCI device address: bus, device and function -see PCI_BDF()
  989. * @offset: Register offset to write
  990. * @value: Value to write
  991. * @size: Access size
  992. * @return 0 if OK, -ve on error
  993. */
  994. int pci_bus_write_config(struct udevice *bus, pci_dev_t bdf, int offset,
  995. unsigned long value, enum pci_size_t size);
  996. /**
  997. * pci_bus_clrset_config32() - Update a configuration value for a device
  998. *
  999. * The register at @offset is updated to (oldvalue & ~clr) | set.
  1000. *
  1001. * @bus: Bus to access
  1002. * @bdf: PCI device address: bus, device and function -see PCI_BDF()
  1003. * @offset: Register offset to update
  1004. * @clr: Bits to clear
  1005. * @set: Bits to set
  1006. * @return 0 if OK, -ve on error
  1007. */
  1008. int pci_bus_clrset_config32(struct udevice *bus, pci_dev_t bdf, int offset,
  1009. u32 clr, u32 set);
  1010. /**
  1011. * Driver model PCI config access functions. Use these in preference to others
  1012. * when you have a valid device
  1013. */
  1014. int dm_pci_read_config(const struct udevice *dev, int offset,
  1015. unsigned long *valuep, enum pci_size_t size);
  1016. int dm_pci_read_config8(const struct udevice *dev, int offset, u8 *valuep);
  1017. int dm_pci_read_config16(const struct udevice *dev, int offset, u16 *valuep);
  1018. int dm_pci_read_config32(const struct udevice *dev, int offset, u32 *valuep);
  1019. int dm_pci_write_config(struct udevice *dev, int offset, unsigned long value,
  1020. enum pci_size_t size);
  1021. int dm_pci_write_config8(struct udevice *dev, int offset, u8 value);
  1022. int dm_pci_write_config16(struct udevice *dev, int offset, u16 value);
  1023. int dm_pci_write_config32(struct udevice *dev, int offset, u32 value);
  1024. /**
  1025. * These permit convenient read/modify/write on PCI configuration. The
  1026. * register is updated to (oldvalue & ~clr) | set.
  1027. */
  1028. int dm_pci_clrset_config8(struct udevice *dev, int offset, u32 clr, u32 set);
  1029. int dm_pci_clrset_config16(struct udevice *dev, int offset, u32 clr, u32 set);
  1030. int dm_pci_clrset_config32(struct udevice *dev, int offset, u32 clr, u32 set);
  1031. /*
  1032. * The following functions provide access to the above without needing the
  1033. * size parameter. We are trying to encourage the use of the 8/16/32-style
  1034. * functions, rather than byte/word/dword. But both are supported.
  1035. */
  1036. int pci_write_config32(pci_dev_t pcidev, int offset, u32 value);
  1037. int pci_write_config16(pci_dev_t pcidev, int offset, u16 value);
  1038. int pci_write_config8(pci_dev_t pcidev, int offset, u8 value);
  1039. int pci_read_config32(pci_dev_t pcidev, int offset, u32 *valuep);
  1040. int pci_read_config16(pci_dev_t pcidev, int offset, u16 *valuep);
  1041. int pci_read_config8(pci_dev_t pcidev, int offset, u8 *valuep);
  1042. /**
  1043. * pci_generic_mmap_write_config() - Generic helper for writing to
  1044. * memory-mapped PCI configuration space.
  1045. * @bus: Pointer to the PCI bus
  1046. * @addr_f: Callback for calculating the config space address
  1047. * @bdf: Identifies the PCI device to access
  1048. * @offset: The offset into the device's configuration space
  1049. * @value: The value to write
  1050. * @size: Indicates the size of access to perform
  1051. *
  1052. * Write the value @value of size @size from offset @offset within the
  1053. * configuration space of the device identified by the bus, device & function
  1054. * numbers in @bdf on the PCI bus @bus. The callback function @addr_f is
  1055. * responsible for calculating the CPU address of the respective configuration
  1056. * space offset.
  1057. *
  1058. * Return: 0 on success, else -EINVAL
  1059. */
  1060. int pci_generic_mmap_write_config(
  1061. const struct udevice *bus,
  1062. int (*addr_f)(const struct udevice *bus, pci_dev_t bdf, uint offset,
  1063. void **addrp),
  1064. pci_dev_t bdf,
  1065. uint offset,
  1066. ulong value,
  1067. enum pci_size_t size);
  1068. /**
  1069. * pci_generic_mmap_read_config() - Generic helper for reading from
  1070. * memory-mapped PCI configuration space.
  1071. * @bus: Pointer to the PCI bus
  1072. * @addr_f: Callback for calculating the config space address
  1073. * @bdf: Identifies the PCI device to access
  1074. * @offset: The offset into the device's configuration space
  1075. * @valuep: A pointer at which to store the read value
  1076. * @size: Indicates the size of access to perform
  1077. *
  1078. * Read a value of size @size from offset @offset within the configuration
  1079. * space of the device identified by the bus, device & function numbers in @bdf
  1080. * on the PCI bus @bus. The callback function @addr_f is responsible for
  1081. * calculating the CPU address of the respective configuration space offset.
  1082. *
  1083. * Return: 0 on success, else -EINVAL
  1084. */
  1085. int pci_generic_mmap_read_config(
  1086. const struct udevice *bus,
  1087. int (*addr_f)(const struct udevice *bus, pci_dev_t bdf, uint offset,
  1088. void **addrp),
  1089. pci_dev_t bdf,
  1090. uint offset,
  1091. ulong *valuep,
  1092. enum pci_size_t size);
  1093. #ifdef CONFIG_DM_PCI_COMPAT
  1094. /* Compatibility with old naming */
  1095. static inline int pci_write_config_dword(pci_dev_t pcidev, int offset,
  1096. u32 value)
  1097. {
  1098. return pci_write_config32(pcidev, offset, value);
  1099. }
  1100. /* Compatibility with old naming */
  1101. static inline int pci_write_config_word(pci_dev_t pcidev, int offset,
  1102. u16 value)
  1103. {
  1104. return pci_write_config16(pcidev, offset, value);
  1105. }
  1106. /* Compatibility with old naming */
  1107. static inline int pci_write_config_byte(pci_dev_t pcidev, int offset,
  1108. u8 value)
  1109. {
  1110. return pci_write_config8(pcidev, offset, value);
  1111. }
  1112. /* Compatibility with old naming */
  1113. static inline int pci_read_config_dword(pci_dev_t pcidev, int offset,
  1114. u32 *valuep)
  1115. {
  1116. return pci_read_config32(pcidev, offset, valuep);
  1117. }
  1118. /* Compatibility with old naming */
  1119. static inline int pci_read_config_word(pci_dev_t pcidev, int offset,
  1120. u16 *valuep)
  1121. {
  1122. return pci_read_config16(pcidev, offset, valuep);
  1123. }
  1124. /* Compatibility with old naming */
  1125. static inline int pci_read_config_byte(pci_dev_t pcidev, int offset,
  1126. u8 *valuep)
  1127. {
  1128. return pci_read_config8(pcidev, offset, valuep);
  1129. }
  1130. #endif /* CONFIG_DM_PCI_COMPAT */
  1131. /**
  1132. * dm_pciauto_config_device() - configure a device ready for use
  1133. *
  1134. * Space is allocated for each PCI base address register (BAR) so that the
  1135. * devices are mapped into memory and I/O space ready for use.
  1136. *
  1137. * @dev: Device to configure
  1138. * @return 0 if OK, -ve on error
  1139. */
  1140. int dm_pciauto_config_device(struct udevice *dev);
  1141. /**
  1142. * pci_conv_32_to_size() - convert a 32-bit read value to the given size
  1143. *
  1144. * Some PCI buses must always perform 32-bit reads. The data must then be
  1145. * shifted and masked to reflect the required access size and offset. This
  1146. * function performs this transformation.
  1147. *
  1148. * @value: Value to transform (32-bit value read from @offset & ~3)
  1149. * @offset: Register offset that was read
  1150. * @size: Required size of the result
  1151. * @return the value that would have been obtained if the read had been
  1152. * performed at the given offset with the correct size
  1153. */
  1154. ulong pci_conv_32_to_size(ulong value, uint offset, enum pci_size_t size);
  1155. /**
  1156. * pci_conv_size_to_32() - update a 32-bit value to prepare for a write
  1157. *
  1158. * Some PCI buses must always perform 32-bit writes. To emulate a smaller
  1159. * write the old 32-bit data must be read, updated with the required new data
  1160. * and written back as a 32-bit value. This function performs the
  1161. * transformation from the old value to the new value.
  1162. *
  1163. * @value: Value to transform (32-bit value read from @offset & ~3)
  1164. * @offset: Register offset that should be written
  1165. * @size: Required size of the write
  1166. * @return the value that should be written as a 32-bit access to @offset & ~3.
  1167. */
  1168. ulong pci_conv_size_to_32(ulong old, ulong value, uint offset,
  1169. enum pci_size_t size);
  1170. /**
  1171. * pci_get_controller() - obtain the controller to use for a bus
  1172. *
  1173. * @dev: Device to check
  1174. * @return pointer to the controller device for this bus
  1175. */
  1176. struct udevice *pci_get_controller(struct udevice *dev);
  1177. /**
  1178. * pci_get_regions() - obtain pointers to all the region types
  1179. *
  1180. * @dev: Device to check
  1181. * @iop: Returns a pointer to the I/O region, or NULL if none
  1182. * @memp: Returns a pointer to the memory region, or NULL if none
  1183. * @prefp: Returns a pointer to the pre-fetch region, or NULL if none
  1184. * @return the number of non-NULL regions returned, normally 3
  1185. */
  1186. int pci_get_regions(struct udevice *dev, struct pci_region **iop,
  1187. struct pci_region **memp, struct pci_region **prefp);
  1188. /**
  1189. * dm_pci_write_bar32() - Write the address of a BAR
  1190. *
  1191. * This writes a raw address to a bar
  1192. *
  1193. * @dev: PCI device to update
  1194. * @barnum: BAR number (0-5)
  1195. * @addr: BAR address
  1196. */
  1197. void dm_pci_write_bar32(struct udevice *dev, int barnum, u32 addr);
  1198. /**
  1199. * dm_pci_read_bar32() - read a base address register from a device
  1200. *
  1201. * @dev: Device to check
  1202. * @barnum: Bar number to read (numbered from 0)
  1203. * @return: value of BAR
  1204. */
  1205. u32 dm_pci_read_bar32(const struct udevice *dev, int barnum);
  1206. /**
  1207. * dm_pci_bus_to_phys() - convert a PCI bus address to a physical address
  1208. *
  1209. * @dev: Device containing the PCI address
  1210. * @addr: PCI address to convert
  1211. * @flags: Flags for the region type (PCI_REGION_...)
  1212. * @return physical address corresponding to that PCI bus address
  1213. */
  1214. phys_addr_t dm_pci_bus_to_phys(struct udevice *dev, pci_addr_t addr,
  1215. unsigned long flags);
  1216. /**
  1217. * dm_pci_phys_to_bus() - convert a physical address to a PCI bus address
  1218. *
  1219. * @dev: Device containing the bus address
  1220. * @addr: Physical address to convert
  1221. * @flags: Flags for the region type (PCI_REGION_...)
  1222. * @return PCI bus address corresponding to that physical address
  1223. */
  1224. pci_addr_t dm_pci_phys_to_bus(struct udevice *dev, phys_addr_t addr,
  1225. unsigned long flags);
  1226. /**
  1227. * dm_pci_map_bar() - get a virtual address associated with a BAR region
  1228. *
  1229. * Looks up a base address register and finds the physical memory address
  1230. * that corresponds to it.
  1231. * Can be used for 32b BARs 0-5 on type 0 functions and for 32b BARs 0-1 on
  1232. * type 1 functions.
  1233. * Can also be used on type 0 functions that support Enhanced Allocation for
  1234. * 32b/64b BARs. Note that duplicate BEI entries are not supported.
  1235. *
  1236. * @dev: Device to check
  1237. * @bar: Bar register offset (PCI_BASE_ADDRESS_...)
  1238. * @flags: Flags for the region type (PCI_REGION_...)
  1239. * @return: pointer to the virtual address to use or 0 on error
  1240. */
  1241. void *dm_pci_map_bar(struct udevice *dev, int bar, int flags);
  1242. /**
  1243. * dm_pci_find_next_capability() - find a capability starting from an offset
  1244. *
  1245. * Tell if a device supports a given PCI capability. Returns the
  1246. * address of the requested capability structure within the device's
  1247. * PCI configuration space or 0 in case the device does not support it.
  1248. *
  1249. * Possible values for @cap:
  1250. *
  1251. * %PCI_CAP_ID_MSI Message Signalled Interrupts
  1252. * %PCI_CAP_ID_PCIX PCI-X
  1253. * %PCI_CAP_ID_EXP PCI Express
  1254. * %PCI_CAP_ID_MSIX MSI-X
  1255. *
  1256. * See PCI_CAP_ID_xxx for the complete capability ID codes.
  1257. *
  1258. * @dev: PCI device to query
  1259. * @start: offset to start from
  1260. * @cap: capability code
  1261. * @return: capability address or 0 if not supported
  1262. */
  1263. int dm_pci_find_next_capability(struct udevice *dev, u8 start, int cap);
  1264. /**
  1265. * dm_pci_find_capability() - find a capability
  1266. *
  1267. * Tell if a device supports a given PCI capability. Returns the
  1268. * address of the requested capability structure within the device's
  1269. * PCI configuration space or 0 in case the device does not support it.
  1270. *
  1271. * Possible values for @cap:
  1272. *
  1273. * %PCI_CAP_ID_MSI Message Signalled Interrupts
  1274. * %PCI_CAP_ID_PCIX PCI-X
  1275. * %PCI_CAP_ID_EXP PCI Express
  1276. * %PCI_CAP_ID_MSIX MSI-X
  1277. *
  1278. * See PCI_CAP_ID_xxx for the complete capability ID codes.
  1279. *
  1280. * @dev: PCI device to query
  1281. * @cap: capability code
  1282. * @return: capability address or 0 if not supported
  1283. */
  1284. int dm_pci_find_capability(struct udevice *dev, int cap);
  1285. /**
  1286. * dm_pci_find_next_ext_capability() - find an extended capability
  1287. * starting from an offset
  1288. *
  1289. * Tell if a device supports a given PCI express extended capability.
  1290. * Returns the address of the requested extended capability structure
  1291. * within the device's PCI configuration space or 0 in case the device
  1292. * does not support it.
  1293. *
  1294. * Possible values for @cap:
  1295. *
  1296. * %PCI_EXT_CAP_ID_ERR Advanced Error Reporting
  1297. * %PCI_EXT_CAP_ID_VC Virtual Channel
  1298. * %PCI_EXT_CAP_ID_DSN Device Serial Number
  1299. * %PCI_EXT_CAP_ID_PWR Power Budgeting
  1300. *
  1301. * See PCI_EXT_CAP_ID_xxx for the complete extended capability ID codes.
  1302. *
  1303. * @dev: PCI device to query
  1304. * @start: offset to start from
  1305. * @cap: extended capability code
  1306. * @return: extended capability address or 0 if not supported
  1307. */
  1308. int dm_pci_find_next_ext_capability(struct udevice *dev, int start, int cap);
  1309. /**
  1310. * dm_pci_find_ext_capability() - find an extended capability
  1311. *
  1312. * Tell if a device supports a given PCI express extended capability.
  1313. * Returns the address of the requested extended capability structure
  1314. * within the device's PCI configuration space or 0 in case the device
  1315. * does not support it.
  1316. *
  1317. * Possible values for @cap:
  1318. *
  1319. * %PCI_EXT_CAP_ID_ERR Advanced Error Reporting
  1320. * %PCI_EXT_CAP_ID_VC Virtual Channel
  1321. * %PCI_EXT_CAP_ID_DSN Device Serial Number
  1322. * %PCI_EXT_CAP_ID_PWR Power Budgeting
  1323. *
  1324. * See PCI_EXT_CAP_ID_xxx for the complete extended capability ID codes.
  1325. *
  1326. * @dev: PCI device to query
  1327. * @cap: extended capability code
  1328. * @return: extended capability address or 0 if not supported
  1329. */
  1330. int dm_pci_find_ext_capability(struct udevice *dev, int cap);
  1331. /**
  1332. * dm_pci_flr() - Perform FLR if the device suppoorts it
  1333. *
  1334. * @dev: PCI device to reset
  1335. * @return: 0 if OK, -ENOENT if FLR is not supported by dev
  1336. */
  1337. int dm_pci_flr(struct udevice *dev);
  1338. #define dm_pci_virt_to_bus(dev, addr, flags) \
  1339. dm_pci_phys_to_bus(dev, (virt_to_phys(addr)), (flags))
  1340. #define dm_pci_bus_to_virt(dev, addr, flags, len, map_flags) \
  1341. map_physmem(dm_pci_bus_to_phys(dev, (addr), (flags)), \
  1342. (len), (map_flags))
  1343. #define dm_pci_phys_to_mem(dev, addr) \
  1344. dm_pci_phys_to_bus((dev), (addr), PCI_REGION_MEM)
  1345. #define dm_pci_mem_to_phys(dev, addr) \
  1346. dm_pci_bus_to_phys((dev), (addr), PCI_REGION_MEM)
  1347. #define dm_pci_phys_to_io(dev, addr) \
  1348. dm_pci_phys_to_bus((dev), (addr), PCI_REGION_IO)
  1349. #define dm_pci_io_to_phys(dev, addr) \
  1350. dm_pci_bus_to_phys((dev), (addr), PCI_REGION_IO)
  1351. #define dm_pci_virt_to_mem(dev, addr) \
  1352. dm_pci_virt_to_bus((dev), (addr), PCI_REGION_MEM)
  1353. #define dm_pci_mem_to_virt(dev, addr, len, map_flags) \
  1354. dm_pci_bus_to_virt((dev), (addr), PCI_REGION_MEM, (len), (map_flags))
  1355. #define dm_pci_virt_to_io(dev, addr) \
  1356. dm_pci_virt_to_bus((dev), (addr), PCI_REGION_IO)
  1357. #define dm_pci_io_to_virt(dev, addr, len, map_flags) \
  1358. dm_pci_bus_to_virt((dev), (addr), PCI_REGION_IO, (len), (map_flags))
  1359. /**
  1360. * dm_pci_find_device() - find a device by vendor/device ID
  1361. *
  1362. * @vendor: Vendor ID
  1363. * @device: Device ID
  1364. * @index: 0 to find the first match, 1 for second, etc.
  1365. * @devp: Returns pointer to the device, if found
  1366. * @return 0 if found, -ve on error
  1367. */
  1368. int dm_pci_find_device(unsigned int vendor, unsigned int device, int index,
  1369. struct udevice **devp);
  1370. /**
  1371. * dm_pci_find_class() - find a device by class
  1372. *
  1373. * @find_class: 3-byte (24-bit) class value to find
  1374. * @index: 0 to find the first match, 1 for second, etc.
  1375. * @devp: Returns pointer to the device, if found
  1376. * @return 0 if found, -ve on error
  1377. */
  1378. int dm_pci_find_class(uint find_class, int index, struct udevice **devp);
  1379. /**
  1380. * struct pci_emul_uc_priv - holds info about an emulator device
  1381. *
  1382. * There is always at most one emulator per client
  1383. *
  1384. * @client: Client device if any, else NULL
  1385. */
  1386. struct pci_emul_uc_priv {
  1387. struct udevice *client;
  1388. };
  1389. /**
  1390. * struct dm_pci_emul_ops - PCI device emulator operations
  1391. */
  1392. struct dm_pci_emul_ops {
  1393. /**
  1394. * read_config() - Read a PCI configuration value
  1395. *
  1396. * @dev: Emulated device to read from
  1397. * @offset: Byte offset within the device's configuration space
  1398. * @valuep: Place to put the returned value
  1399. * @size: Access size
  1400. * @return 0 if OK, -ve on error
  1401. */
  1402. int (*read_config)(const struct udevice *dev, uint offset,
  1403. ulong *valuep, enum pci_size_t size);
  1404. /**
  1405. * write_config() - Write a PCI configuration value
  1406. *
  1407. * @dev: Emulated device to write to
  1408. * @offset: Byte offset within the device's configuration space
  1409. * @value: Value to write
  1410. * @size: Access size
  1411. * @return 0 if OK, -ve on error
  1412. */
  1413. int (*write_config)(struct udevice *dev, uint offset, ulong value,
  1414. enum pci_size_t size);
  1415. /**
  1416. * read_io() - Read a PCI I/O value
  1417. *
  1418. * @dev: Emulated device to read from
  1419. * @addr: I/O address to read
  1420. * @valuep: Place to put the returned value
  1421. * @size: Access size
  1422. * @return 0 if OK, -ENOENT if @addr is not mapped by this device,
  1423. * other -ve value on error
  1424. */
  1425. int (*read_io)(struct udevice *dev, unsigned int addr, ulong *valuep,
  1426. enum pci_size_t size);
  1427. /**
  1428. * write_io() - Write a PCI I/O value
  1429. *
  1430. * @dev: Emulated device to write from
  1431. * @addr: I/O address to write
  1432. * @value: Value to write
  1433. * @size: Access size
  1434. * @return 0 if OK, -ENOENT if @addr is not mapped by this device,
  1435. * other -ve value on error
  1436. */
  1437. int (*write_io)(struct udevice *dev, unsigned int addr,
  1438. ulong value, enum pci_size_t size);
  1439. /**
  1440. * map_physmem() - Map a device into sandbox memory
  1441. *
  1442. * @dev: Emulated device to map
  1443. * @addr: Memory address, normally corresponding to a PCI BAR.
  1444. * The device should have been configured to have a BAR
  1445. * at this address.
  1446. * @lenp: On entry, the size of the area to map, On exit it is
  1447. * updated to the size actually mapped, which may be less
  1448. * if the device has less space
  1449. * @ptrp: Returns a pointer to the mapped address. The device's
  1450. * space can be accessed as @lenp bytes starting here
  1451. * @return 0 if OK, -ENOENT if @addr is not mapped by this device,
  1452. * other -ve value on error
  1453. */
  1454. int (*map_physmem)(struct udevice *dev, phys_addr_t addr,
  1455. unsigned long *lenp, void **ptrp);
  1456. /**
  1457. * unmap_physmem() - undo a memory mapping
  1458. *
  1459. * This must be called after map_physmem() to undo the mapping.
  1460. * Some devices can use this to check what has been written into
  1461. * their mapped memory and perform an operations they require on it.
  1462. * In this way, map/unmap can be used as a sort of handshake between
  1463. * the emulated device and its users.
  1464. *
  1465. * @dev: Emuated device to unmap
  1466. * @vaddr: Mapped memory address, as passed to map_physmem()
  1467. * @len: Size of area mapped, as returned by map_physmem()
  1468. * @return 0 if OK, -ve on error
  1469. */
  1470. int (*unmap_physmem)(struct udevice *dev, const void *vaddr,
  1471. unsigned long len);
  1472. };
  1473. /* Get access to a PCI device emulator's operations */
  1474. #define pci_get_emul_ops(dev) ((struct dm_pci_emul_ops *)(dev)->driver->ops)
  1475. /**
  1476. * sandbox_pci_get_emul() - Get the emulation device for a PCI device
  1477. *
  1478. * Searches for a suitable emulator for the given PCI bus device
  1479. *
  1480. * @bus: PCI bus to search
  1481. * @find_devfn: PCI device and function address (PCI_DEVFN())
  1482. * @containerp: Returns container device if found
  1483. * @emulp: Returns emulated device if found
  1484. * @return 0 if found, -ENODEV if not found
  1485. */
  1486. int sandbox_pci_get_emul(const struct udevice *bus, pci_dev_t find_devfn,
  1487. struct udevice **containerp, struct udevice **emulp);
  1488. /**
  1489. * sandbox_pci_get_client() - Find the client for an emulation device
  1490. *
  1491. * @emul: Emulation device to check
  1492. * @devp: Returns the client device emulated by this device
  1493. * @return 0 if OK, -ENOENT if the device has no client yet
  1494. */
  1495. int sandbox_pci_get_client(struct udevice *emul, struct udevice **devp);
  1496. #endif /* CONFIG_DM_PCI */
  1497. /**
  1498. * PCI_DEVICE - macro used to describe a specific pci device
  1499. * @vend: the 16 bit PCI Vendor ID
  1500. * @dev: the 16 bit PCI Device ID
  1501. *
  1502. * This macro is used to create a struct pci_device_id that matches a
  1503. * specific device. The subvendor and subdevice fields will be set to
  1504. * PCI_ANY_ID.
  1505. */
  1506. #define PCI_DEVICE(vend, dev) \
  1507. .vendor = (vend), .device = (dev), \
  1508. .subvendor = PCI_ANY_ID, .subdevice = PCI_ANY_ID
  1509. /**
  1510. * PCI_DEVICE_SUB - macro used to describe a specific pci device with subsystem
  1511. * @vend: the 16 bit PCI Vendor ID
  1512. * @dev: the 16 bit PCI Device ID
  1513. * @subvend: the 16 bit PCI Subvendor ID
  1514. * @subdev: the 16 bit PCI Subdevice ID
  1515. *
  1516. * This macro is used to create a struct pci_device_id that matches a
  1517. * specific device with subsystem information.
  1518. */
  1519. #define PCI_DEVICE_SUB(vend, dev, subvend, subdev) \
  1520. .vendor = (vend), .device = (dev), \
  1521. .subvendor = (subvend), .subdevice = (subdev)
  1522. /**
  1523. * PCI_DEVICE_CLASS - macro used to describe a specific pci device class
  1524. * @dev_class: the class, subclass, prog-if triple for this device
  1525. * @dev_class_mask: the class mask for this device
  1526. *
  1527. * This macro is used to create a struct pci_device_id that matches a
  1528. * specific PCI class. The vendor, device, subvendor, and subdevice
  1529. * fields will be set to PCI_ANY_ID.
  1530. */
  1531. #define PCI_DEVICE_CLASS(dev_class, dev_class_mask) \
  1532. .class = (dev_class), .class_mask = (dev_class_mask), \
  1533. .vendor = PCI_ANY_ID, .device = PCI_ANY_ID, \
  1534. .subvendor = PCI_ANY_ID, .subdevice = PCI_ANY_ID
  1535. /**
  1536. * PCI_VDEVICE - macro used to describe a specific pci device in short form
  1537. * @vend: the vendor name
  1538. * @dev: the 16 bit PCI Device ID
  1539. *
  1540. * This macro is used to create a struct pci_device_id that matches a
  1541. * specific PCI device. The subvendor, and subdevice fields will be set
  1542. * to PCI_ANY_ID. The macro allows the next field to follow as the device
  1543. * private data.
  1544. */
  1545. #define PCI_VDEVICE(vend, dev) \
  1546. .vendor = PCI_VENDOR_ID_##vend, .device = (dev), \
  1547. .subvendor = PCI_ANY_ID, .subdevice = PCI_ANY_ID, 0, 0
  1548. /**
  1549. * struct pci_driver_entry - Matches a driver to its pci_device_id list
  1550. * @driver: Driver to use
  1551. * @match: List of match records for this driver, terminated by {}
  1552. */
  1553. struct pci_driver_entry {
  1554. struct driver *driver;
  1555. const struct pci_device_id *match;
  1556. };
  1557. #define U_BOOT_PCI_DEVICE(__name, __match) \
  1558. ll_entry_declare(struct pci_driver_entry, __name, pci_driver_entry) = {\
  1559. .driver = llsym(struct driver, __name, driver), \
  1560. .match = __match, \
  1561. }
  1562. #endif /* __ASSEMBLY__ */
  1563. #endif /* _PCI_H */