mt7628.h 1.4 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455
  1. /* SPDX-License-Identifier: GPL-2.0 */
  2. /*
  3. * Copyright (C) 2020 MediaTek Inc.
  4. *
  5. * Author: Weijie Gao <weijie.gao@mediatek.com>
  6. */
  7. #ifndef __CONFIG_MT7628_H
  8. #define __CONFIG_MT7628_H
  9. #define CONFIG_SYS_HZ 1000
  10. #define CONFIG_SYS_MIPS_TIMER_FREQ 290000000
  11. #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
  12. #define CONFIG_SYS_MALLOC_LEN 0x100000
  13. #define CONFIG_SYS_BOOTPARAMS_LEN 0x20000
  14. #define CONFIG_SYS_SDRAM_BASE 0x80000000
  15. #define CONFIG_SYS_LOAD_ADDR 0x80010000
  16. #define CONFIG_SYS_INIT_SP_OFFSET 0x80000
  17. #define CONFIG_SYS_BOOTM_LEN 0x1000000
  18. #define CONFIG_SYS_MAXARGS 16
  19. #define CONFIG_SYS_CBSIZE 1024
  20. /* Serial SPL */
  21. #if defined(CONFIG_SPL_BUILD) && defined(CONFIG_SPL_SERIAL_SUPPORT)
  22. #define CONFIG_SYS_NS16550_MEM32
  23. #define CONFIG_SYS_NS16550_CLK 40000000
  24. #define CONFIG_SYS_NS16550_REG_SIZE -4
  25. #define CONFIG_SYS_NS16550_COM1 0xb0000c00
  26. #endif
  27. /* Serial common */
  28. #define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, \
  29. 230400, 460800, 921600 }
  30. /* SPL */
  31. #if defined(CONFIG_SPL) && !defined(CONFIG_SPL_BUILD)
  32. #define CONFIG_SKIP_LOWLEVEL_INIT
  33. #endif
  34. #define CONFIG_SYS_UBOOT_START CONFIG_SYS_TEXT_BASE
  35. #define CONFIG_SPL_BSS_START_ADDR 0x80010000
  36. #define CONFIG_SPL_BSS_MAX_SIZE 0x10000
  37. #define CONFIG_SPL_MAX_SIZE 0x10000
  38. #define CONFIG_SPL_PAD_TO 0
  39. /* Dummy value */
  40. #define CONFIG_SYS_UBOOT_BASE 0
  41. #endif /* __CONFIG_MT7628_H */