Kconfig 6.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209
  1. menu "Reset Controller Support"
  2. config DM_RESET
  3. bool "Enable reset controllers using Driver Model"
  4. depends on DM && OF_CONTROL
  5. help
  6. Enable support for the reset controller driver class. Many hardware
  7. modules are equipped with a reset signal, typically driven by some
  8. reset controller hardware module within the chip. In U-Boot, reset
  9. controller drivers allow control over these reset signals. In some
  10. cases this API is applicable to chips outside the CPU as well,
  11. although driving such reset isgnals using GPIOs may be more
  12. appropriate in this case.
  13. config SANDBOX_RESET
  14. bool "Enable the sandbox reset test driver"
  15. depends on DM_MAILBOX && SANDBOX
  16. help
  17. Enable support for a test reset controller implementation, which
  18. simply accepts requests to reset various HW modules without actually
  19. doing anything beyond a little error checking.
  20. config STI_RESET
  21. bool "Enable the STi reset"
  22. depends on ARCH_STI
  23. help
  24. Support for reset controllers on STMicroelectronics STiH407 family SoCs.
  25. Say Y if you want to control reset signals provided by system config
  26. block.
  27. config STM32_RESET
  28. bool "Enable the STM32 reset"
  29. depends on ARCH_STM32 || ARCH_STM32MP
  30. help
  31. Support for reset controllers on STMicroelectronics STM32 family SoCs.
  32. This reset driver is compatible with STM32 F4/F7 and H7 SoCs.
  33. config TEGRA_CAR_RESET
  34. bool "Enable Tegra CAR-based reset driver"
  35. depends on TEGRA_CAR
  36. help
  37. Enable support for manipulating Tegra's on-SoC reset signals via
  38. direct register access to the Tegra CAR (Clock And Reset controller).
  39. config TEGRA186_RESET
  40. bool "Enable Tegra186 BPMP-based reset driver"
  41. depends on TEGRA186_BPMP
  42. help
  43. Enable support for manipulating Tegra's on-SoC reset signals via IPC
  44. requests to the BPMP (Boot and Power Management Processor).
  45. config RESET_TI_SCI
  46. bool "TI System Control Interface (TI SCI) reset driver"
  47. depends on DM_RESET && TI_SCI_PROTOCOL
  48. help
  49. This enables the reset driver support over TI System Control Interface
  50. available on some new TI's SoCs. If you wish to use reset resources
  51. managed by the TI System Controller, say Y here. Otherwise, say N.
  52. config RESET_BCM6345
  53. bool "Reset controller driver for BCM6345"
  54. depends on DM_RESET && ARCH_BMIPS
  55. help
  56. Support reset controller on BCM6345.
  57. config RESET_UNIPHIER
  58. bool "Reset controller driver for UniPhier SoCs"
  59. depends on ARCH_UNIPHIER
  60. default y
  61. help
  62. Support for reset controllers on UniPhier SoCs.
  63. Say Y if you want to control reset signals provided by System Control
  64. block, Media I/O block, Peripheral Block.
  65. config RESET_AST2500
  66. bool "Reset controller driver for AST2500 SoCs"
  67. depends on DM_RESET
  68. default y if ASPEED_AST2500
  69. help
  70. Support for reset controller on AST2500 SoC.
  71. Say Y if you want to control reset signals of different peripherals
  72. through System Control Unit (SCU).
  73. config RESET_AST2600
  74. bool "Reset controller driver for AST2600 SoCs"
  75. depends on DM_RESET
  76. default y if ASPEED_AST2600
  77. help
  78. Support for reset controller on AST2600 SoC.
  79. Say Y if you want to control reset signals of different peripherals
  80. through System Control Unit (SCU).
  81. config RESET_ROCKCHIP
  82. bool "Reset controller driver for Rockchip SoCs"
  83. depends on DM_RESET && ARCH_ROCKCHIP && CLK
  84. default y
  85. help
  86. Support for reset controller on rockchip SoC. The main limitation
  87. though is that some reset signals, like I2C or MISC reset multiple
  88. devices.
  89. config RESET_HSDK
  90. bool "Synopsys HSDK Reset Driver"
  91. depends on DM_RESET && TARGET_HSDK
  92. default y
  93. help
  94. This enables the reset controller driver for HSDK board.
  95. config RESET_MESON
  96. bool "Reset controller driver for Amlogic Meson SoCs"
  97. depends on DM_RESET && ARCH_MESON
  98. imply REGMAP
  99. default y
  100. help
  101. Support for reset controller on Amlogic Meson SoC.
  102. config RESET_SOCFPGA
  103. bool "Reset controller driver for SoCFPGA"
  104. depends on DM_RESET && ARCH_SOCFPGA
  105. default y
  106. help
  107. Support for reset controller on SoCFPGA platform.
  108. config RESET_MEDIATEK
  109. bool "Reset controller driver for MediaTek SoCs"
  110. depends on DM_RESET && ARCH_MEDIATEK && CLK
  111. default y
  112. help
  113. Support for reset controller on MediaTek SoCs.
  114. config RESET_MTMIPS
  115. bool "Reset controller driver for MediaTek MIPS platform"
  116. depends on DM_RESET && ARCH_MTMIPS
  117. default y
  118. help
  119. Support for reset controller on MediaTek MIPS platform.
  120. config RESET_SUNXI
  121. bool "RESET support for Allwinner SoCs"
  122. depends on DM_RESET && ARCH_SUNXI
  123. default y
  124. help
  125. This enables support for common reset driver for
  126. Allwinner SoCs.
  127. config RESET_HISILICON
  128. bool "Reset controller driver for HiSilicon SoCs"
  129. depends on DM_RESET
  130. help
  131. Support for reset controller on HiSilicon SoCs.
  132. config RESET_IMX7
  133. bool "i.MX7/8 Reset Driver"
  134. depends on DM_RESET && (ARCH_MX7 || ARCH_IMX8M)
  135. default y
  136. help
  137. Support for reset controller on i.MX7/8 SoCs.
  138. config RESET_IPQ419
  139. bool "Reset driver for Qualcomm IPQ40xx SoCs"
  140. depends on DM_RESET && ARCH_IPQ40XX
  141. default y
  142. help
  143. Support for reset controller on Qualcomm
  144. IPQ40xx SoCs.
  145. config RESET_SIFIVE
  146. bool "Reset Driver for SiFive SoC's"
  147. depends on DM_RESET && CLK_SIFIVE_PRCI && (TARGET_SIFIVE_UNLEASHED || TARGET_SIFIVE_UNMATCHED)
  148. default y
  149. help
  150. PRCI module within SiFive SoC's provides mechanism to reset
  151. different hw blocks like DDR, gemgxl. With this driver we leverage
  152. U-Boot's reset framework to reset these hardware blocks.
  153. config RESET_SYSCON
  154. bool "Enable generic syscon reset driver support"
  155. depends on DM_RESET
  156. help
  157. Support generic syscon mapped register reset devices.
  158. config RESET_RASPBERRYPI
  159. bool "Raspberry Pi 4 Firmware Reset Controller Driver"
  160. depends on DM_RESET && ARCH_BCM283X
  161. default USB_XHCI_PCI
  162. help
  163. Raspberry Pi 4's co-processor controls some of the board's HW
  164. initialization process, but it's up to Linux to trigger it when
  165. relevant. This driver provides a reset controller capable of
  166. interfacing with RPi4's co-processor and model these firmware
  167. initialization routines as reset lines.
  168. config RESET_SCMI
  169. bool "Enable SCMI reset domain driver"
  170. select SCMI_FIRMWARE
  171. help
  172. Enable this option if you want to support reset controller
  173. devices exposed by a SCMI agent based on SCMI reset domain
  174. protocol communication with a SCMI server.
  175. config RESET_ZYNQMP
  176. bool "Reset Driver for Xilinx ZynqMP SoC's"
  177. depends on DM_RESET && ZYNQMP_FIRMWARE
  178. help
  179. Support for reset controller on Xilinx ZynqMP SoC. Driver is only
  180. passing request via Xilinx firmware interface to TF-A and PMU
  181. firmware.
  182. endmenu