mpc8323erdb.c 5.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228
  1. /*
  2. * Copyright (C) 2007 Freescale Semiconductor, Inc.
  3. *
  4. * Michael Barkowski <michael.barkowski@freescale.com>
  5. * Based on mpc832xmds file by Dave Liu <daveliu@freescale.com>
  6. *
  7. * This program is free software; you can redistribute it and/or modify it
  8. * under the terms of the GNU General Public License version 2 as published
  9. * by the Free Software Foundation.
  10. */
  11. #include <common.h>
  12. #include <env.h>
  13. #include <ioports.h>
  14. #include <mpc83xx.h>
  15. #include <i2c.h>
  16. #include <miiphy.h>
  17. #include <command.h>
  18. #include <linux/libfdt.h>
  19. #include <u-boot/crc.h>
  20. #if defined(CONFIG_PCI)
  21. #include <pci.h>
  22. #endif
  23. #include <asm/mmu.h>
  24. DECLARE_GLOBAL_DATA_PTR;
  25. const qe_iop_conf_t qe_iop_conf_tab[] = {
  26. /* UCC3 */
  27. {1, 0, 1, 0, 1}, /* TxD0 */
  28. {1, 1, 1, 0, 1}, /* TxD1 */
  29. {1, 2, 1, 0, 1}, /* TxD2 */
  30. {1, 3, 1, 0, 1}, /* TxD3 */
  31. {1, 9, 1, 0, 1}, /* TxER */
  32. {1, 12, 1, 0, 1}, /* TxEN */
  33. {3, 24, 2, 0, 1}, /* TxCLK->CLK10 */
  34. {1, 4, 2, 0, 1}, /* RxD0 */
  35. {1, 5, 2, 0, 1}, /* RxD1 */
  36. {1, 6, 2, 0, 1}, /* RxD2 */
  37. {1, 7, 2, 0, 1}, /* RxD3 */
  38. {1, 8, 2, 0, 1}, /* RxER */
  39. {1, 10, 2, 0, 1}, /* RxDV */
  40. {0, 13, 2, 0, 1}, /* RxCLK->CLK9 */
  41. {1, 11, 2, 0, 1}, /* COL */
  42. {1, 13, 2, 0, 1}, /* CRS */
  43. /* UCC2 */
  44. {0, 18, 1, 0, 1}, /* TxD0 */
  45. {0, 19, 1, 0, 1}, /* TxD1 */
  46. {0, 20, 1, 0, 1}, /* TxD2 */
  47. {0, 21, 1, 0, 1}, /* TxD3 */
  48. {0, 27, 1, 0, 1}, /* TxER */
  49. {0, 30, 1, 0, 1}, /* TxEN */
  50. {3, 23, 2, 0, 1}, /* TxCLK->CLK3 */
  51. {0, 22, 2, 0, 1}, /* RxD0 */
  52. {0, 23, 2, 0, 1}, /* RxD1 */
  53. {0, 24, 2, 0, 1}, /* RxD2 */
  54. {0, 25, 2, 0, 1}, /* RxD3 */
  55. {0, 26, 1, 0, 1}, /* RxER */
  56. {0, 28, 2, 0, 1}, /* Rx_DV */
  57. {3, 21, 2, 0, 1}, /* RxCLK->CLK16 */
  58. {0, 29, 2, 0, 1}, /* COL */
  59. {0, 31, 2, 0, 1}, /* CRS */
  60. {3, 4, 3, 0, 2}, /* MDIO */
  61. {3, 5, 1, 0, 2}, /* MDC */
  62. {0, 0, 0, 0, QE_IOP_TAB_END}, /* END of table */
  63. };
  64. int fixed_sdram(void);
  65. int dram_init(void)
  66. {
  67. volatile immap_t *im = (immap_t *) CONFIG_SYS_IMMR;
  68. u32 msize = 0;
  69. if ((im->sysconf.immrbar & IMMRBAR_BASE_ADDR) != (u32) im)
  70. return -ENXIO;
  71. /* DDR SDRAM - Main SODIMM */
  72. im->sysconf.ddrlaw[0].bar = CONFIG_SYS_SDRAM_BASE & LAWBAR_BAR;
  73. msize = fixed_sdram();
  74. /* set total bus SDRAM size(bytes) -- DDR */
  75. gd->ram_size = msize * 1024 * 1024;
  76. return 0;
  77. }
  78. /*************************************************************************
  79. * fixed sdram init -- doesn't use serial presence detect.
  80. ************************************************************************/
  81. int fixed_sdram(void)
  82. {
  83. volatile immap_t *im = (immap_t *) CONFIG_SYS_IMMR;
  84. u32 msize = 0;
  85. u32 ddr_size;
  86. u32 ddr_size_log2;
  87. msize = CONFIG_SYS_DDR_SIZE;
  88. for (ddr_size = msize << 20, ddr_size_log2 = 0;
  89. (ddr_size > 1); ddr_size = ddr_size >> 1, ddr_size_log2++) {
  90. if (ddr_size & 1) {
  91. return -1;
  92. }
  93. }
  94. im->sysconf.ddrlaw[0].ar =
  95. LAWAR_EN | ((ddr_size_log2 - 1) & LAWAR_SIZE);
  96. im->ddr.sdram_clk_cntl = CONFIG_SYS_DDR_CLK_CNTL;
  97. im->ddr.csbnds[0].csbnds = CONFIG_SYS_DDR_CS0_BNDS;
  98. im->ddr.cs_config[0] = CONFIG_SYS_DDR_CS0_CONFIG;
  99. im->ddr.timing_cfg_0 = CONFIG_SYS_DDR_TIMING_0;
  100. im->ddr.timing_cfg_1 = CONFIG_SYS_DDR_TIMING_1;
  101. im->ddr.timing_cfg_2 = CONFIG_SYS_DDR_TIMING_2;
  102. im->ddr.timing_cfg_3 = CONFIG_SYS_DDR_TIMING_3;
  103. im->ddr.sdram_cfg = CONFIG_SYS_DDR_SDRAM_CFG;
  104. im->ddr.sdram_cfg2 = CONFIG_SYS_DDR_SDRAM_CFG2;
  105. im->ddr.sdram_mode = CONFIG_SYS_DDR_MODE;
  106. im->ddr.sdram_mode2 = CONFIG_SYS_DDR_MODE2;
  107. im->ddr.sdram_interval = CONFIG_SYS_DDR_INTERVAL;
  108. __asm__ __volatile__ ("sync");
  109. udelay(200);
  110. im->ddr.sdram_cfg |= SDRAM_CFG_MEM_EN;
  111. __asm__ __volatile__ ("sync");
  112. return msize;
  113. }
  114. int checkboard(void)
  115. {
  116. puts("Board: Freescale MPC8323ERDB\n");
  117. return 0;
  118. }
  119. static struct pci_region pci_regions[] = {
  120. {
  121. bus_start: CONFIG_SYS_PCI1_MEM_BASE,
  122. phys_start: CONFIG_SYS_PCI1_MEM_PHYS,
  123. size: CONFIG_SYS_PCI1_MEM_SIZE,
  124. flags: PCI_REGION_MEM | PCI_REGION_PREFETCH
  125. },
  126. {
  127. bus_start: CONFIG_SYS_PCI1_MMIO_BASE,
  128. phys_start: CONFIG_SYS_PCI1_MMIO_PHYS,
  129. size: CONFIG_SYS_PCI1_MMIO_SIZE,
  130. flags: PCI_REGION_MEM
  131. },
  132. {
  133. bus_start: CONFIG_SYS_PCI1_IO_BASE,
  134. phys_start: CONFIG_SYS_PCI1_IO_PHYS,
  135. size: CONFIG_SYS_PCI1_IO_SIZE,
  136. flags: PCI_REGION_IO
  137. }
  138. };
  139. void pci_init_board(void)
  140. {
  141. volatile immap_t *immr = (volatile immap_t *)CONFIG_SYS_IMMR;
  142. volatile clk83xx_t *clk = (volatile clk83xx_t *)&immr->clk;
  143. volatile law83xx_t *pci_law = immr->sysconf.pcilaw;
  144. struct pci_region *reg[] = { pci_regions };
  145. /* Enable all 3 PCI_CLK_OUTPUTs. */
  146. clk->occr |= 0xe0000000;
  147. /* Configure PCI Local Access Windows */
  148. pci_law[0].bar = CONFIG_SYS_PCI1_MEM_PHYS & LAWBAR_BAR;
  149. pci_law[0].ar = LBLAWAR_EN | LBLAWAR_512MB;
  150. pci_law[1].bar = CONFIG_SYS_PCI1_IO_PHYS & LAWBAR_BAR;
  151. pci_law[1].ar = LBLAWAR_EN | LBLAWAR_1MB;
  152. mpc83xx_pci_init(1, reg);
  153. }
  154. #if defined(CONFIG_OF_BOARD_SETUP)
  155. int ft_board_setup(void *blob, bd_t *bd)
  156. {
  157. ft_cpu_setup(blob, bd);
  158. #ifdef CONFIG_PCI
  159. ft_pci_setup(blob, bd);
  160. #endif
  161. return 0;
  162. }
  163. #endif
  164. #if defined(CONFIG_SYS_I2C_MAC_OFFSET)
  165. int mac_read_from_eeprom(void)
  166. {
  167. uchar buf[28];
  168. char str[18];
  169. int i = 0;
  170. unsigned int crc = 0;
  171. unsigned char enetvar[32];
  172. /* Read MAC addresses from EEPROM */
  173. if (eeprom_read(CONFIG_SYS_I2C_EEPROM_ADDR, CONFIG_SYS_I2C_MAC_OFFSET, buf, 28)) {
  174. printf("\nEEPROM @ 0x%02x read FAILED!!!\n",
  175. CONFIG_SYS_I2C_EEPROM_ADDR);
  176. } else {
  177. uint32_t crc_buf;
  178. memcpy(&crc_buf, &buf[24], sizeof(uint32_t));
  179. if (crc32(crc, buf, 24) == crc_buf) {
  180. printf("Reading MAC from EEPROM\n");
  181. for (i = 0; i < 4; i++) {
  182. if (memcmp(&buf[i * 6], "\0\0\0\0\0\0", 6)) {
  183. sprintf(str,
  184. "%02X:%02X:%02X:%02X:%02X:%02X",
  185. buf[i * 6], buf[i * 6 + 1],
  186. buf[i * 6 + 2], buf[i * 6 + 3],
  187. buf[i * 6 + 4], buf[i * 6 + 5]);
  188. sprintf((char *)enetvar,
  189. i ? "eth%daddr" : "ethaddr", i);
  190. env_set((char *)enetvar, str);
  191. }
  192. }
  193. }
  194. }
  195. return 0;
  196. }
  197. #endif /* CONFIG_I2C_MAC_OFFSET */