123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173 |
- // SPDX-License-Identifier: GPL-2.0+
- /*
- * Copyright 2014 Freescale Semiconductor, Inc.
- */
- #include <common.h>
- #include <errno.h>
- #include <power/pmic.h>
- #include <power/pfuze100_pmic.h>
- #ifndef CONFIG_DM_PMIC_PFUZE100
- int pfuze_mode_init(struct pmic *p, u32 mode)
- {
- unsigned char offset, i, switch_num;
- u32 id;
- int ret;
- pmic_reg_read(p, PFUZE100_DEVICEID, &id);
- id = id & 0xf;
- if (id == 0) {
- switch_num = 6;
- offset = PFUZE100_SW1CMODE;
- } else if (id == 1) {
- switch_num = 4;
- offset = PFUZE100_SW2MODE;
- } else {
- printf("Not supported, id=%d\n", id);
- return -EINVAL;
- }
- ret = pmic_reg_write(p, PFUZE100_SW1ABMODE, mode);
- if (ret < 0) {
- printf("Set SW1AB mode error!\n");
- return ret;
- }
- for (i = 0; i < switch_num - 1; i++) {
- ret = pmic_reg_write(p, offset + i * SWITCH_SIZE, mode);
- if (ret < 0) {
- printf("Set switch 0x%x mode error!\n",
- offset + i * SWITCH_SIZE);
- return ret;
- }
- }
- return ret;
- }
- struct pmic *pfuze_common_init(unsigned char i2cbus)
- {
- struct pmic *p;
- int ret;
- unsigned int reg;
- ret = power_pfuze100_init(i2cbus);
- if (ret)
- return NULL;
- p = pmic_get("PFUZE100");
- ret = pmic_probe(p);
- if (ret)
- return NULL;
- pmic_reg_read(p, PFUZE100_DEVICEID, ®);
- printf("PMIC: PFUZE100 ID=0x%02x\n", reg);
- /* Set SW1AB stanby volage to 0.975V */
- pmic_reg_read(p, PFUZE100_SW1ABSTBY, ®);
- reg &= ~SW1x_STBY_MASK;
- reg |= SW1x_0_975V;
- pmic_reg_write(p, PFUZE100_SW1ABSTBY, reg);
- /* Set SW1AB/VDDARM step ramp up time from 16us to 4us/25mV */
- pmic_reg_read(p, PFUZE100_SW1ABCONF, ®);
- reg &= ~SW1xCONF_DVSSPEED_MASK;
- reg |= SW1xCONF_DVSSPEED_4US;
- pmic_reg_write(p, PFUZE100_SW1ABCONF, reg);
- /* Set SW1C standby voltage to 0.975V */
- pmic_reg_read(p, PFUZE100_SW1CSTBY, ®);
- reg &= ~SW1x_STBY_MASK;
- reg |= SW1x_0_975V;
- pmic_reg_write(p, PFUZE100_SW1CSTBY, reg);
- /* Set SW1C/VDDSOC step ramp up time from 16us to 4us/25mV */
- pmic_reg_read(p, PFUZE100_SW1CCONF, ®);
- reg &= ~SW1xCONF_DVSSPEED_MASK;
- reg |= SW1xCONF_DVSSPEED_4US;
- pmic_reg_write(p, PFUZE100_SW1CCONF, reg);
- return p;
- }
- #else
- int pfuze_mode_init(struct udevice *dev, u32 mode)
- {
- unsigned char offset, i, switch_num;
- u32 id;
- int ret;
- id = pmic_reg_read(dev, PFUZE100_DEVICEID);
- id = id & 0xf;
- if (id == 0) {
- switch_num = 6;
- offset = PFUZE100_SW1CMODE;
- } else if (id == 1) {
- switch_num = 4;
- offset = PFUZE100_SW2MODE;
- } else {
- printf("Not supported, id=%d\n", id);
- return -EINVAL;
- }
- ret = pmic_reg_write(dev, PFUZE100_SW1ABMODE, mode);
- if (ret < 0) {
- printf("Set SW1AB mode error!\n");
- return ret;
- }
- for (i = 0; i < switch_num - 1; i++) {
- ret = pmic_reg_write(dev, offset + i * SWITCH_SIZE, mode);
- if (ret < 0) {
- printf("Set switch 0x%x mode error!\n",
- offset + i * SWITCH_SIZE);
- return ret;
- }
- }
- return ret;
- }
- struct udevice *pfuze_common_init(void)
- {
- struct udevice *dev;
- int ret;
- unsigned int reg, dev_id, rev_id;
- ret = pmic_get("pfuze100", &dev);
- if (ret == -ENODEV)
- return NULL;
- dev_id = pmic_reg_read(dev, PFUZE100_DEVICEID);
- rev_id = pmic_reg_read(dev, PFUZE100_REVID);
- printf("PMIC: PFUZE100! DEV_ID=0x%x REV_ID=0x%x\n", dev_id, rev_id);
- /* Set SW1AB stanby volage to 0.975V */
- reg = pmic_reg_read(dev, PFUZE100_SW1ABSTBY);
- reg &= ~SW1x_STBY_MASK;
- reg |= SW1x_0_975V;
- pmic_reg_write(dev, PFUZE100_SW1ABSTBY, reg);
- /* Set SW1AB/VDDARM step ramp up time from 16us to 4us/25mV */
- reg = pmic_reg_read(dev, PFUZE100_SW1ABCONF);
- reg &= ~SW1xCONF_DVSSPEED_MASK;
- reg |= SW1xCONF_DVSSPEED_4US;
- pmic_reg_write(dev, PFUZE100_SW1ABCONF, reg);
- /* Set SW1C standby voltage to 0.975V */
- reg = pmic_reg_read(dev, PFUZE100_SW1CSTBY);
- reg &= ~SW1x_STBY_MASK;
- reg |= SW1x_0_975V;
- pmic_reg_write(dev, PFUZE100_SW1CSTBY, reg);
- /* Set SW1C/VDDSOC step ramp up time from 16us to 4us/25mV */
- reg = pmic_reg_read(dev, PFUZE100_SW1CCONF);
- reg &= ~SW1xCONF_DVSSPEED_MASK;
- reg |= SW1xCONF_DVSSPEED_4US;
- pmic_reg_write(dev, PFUZE100_SW1CCONF, reg);
- return dev;
- }
- #endif
|