zynqmp-zcu100-revC.dts 7.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * dts file for Xilinx ZynqMP ZCU100 revC
  4. *
  5. * (C) Copyright 2016 - 2018, Xilinx, Inc.
  6. *
  7. * Michal Simek <michal.simek@xilinx.com>
  8. * Nathalie Chan King Choy
  9. */
  10. /dts-v1/;
  11. #include "zynqmp.dtsi"
  12. #include "zynqmp-clk.dtsi"
  13. #include <dt-bindings/input/input.h>
  14. #include <dt-bindings/interrupt-controller/irq.h>
  15. #include <dt-bindings/gpio/gpio.h>
  16. #include <dt-bindings/phy/phy.h>
  17. / {
  18. model = "ZynqMP ZCU100 RevC";
  19. compatible = "xlnx,zynqmp-zcu100-revC", "xlnx,zynqmp-zcu100", "xlnx,zynqmp";
  20. aliases {
  21. gpio0 = &gpio;
  22. i2c0 = &i2c1;
  23. rtc0 = &rtc;
  24. serial0 = &uart1;
  25. serial1 = &uart0;
  26. serial2 = &dcc;
  27. spi0 = &spi0;
  28. spi1 = &spi1;
  29. usb0 = &usb0;
  30. usb1 = &usb1;
  31. mmc0 = &sdhci0;
  32. mmc1 = &sdhci1;
  33. };
  34. chosen {
  35. bootargs = "earlycon";
  36. stdout-path = "serial0:115200n8";
  37. };
  38. memory@0 {
  39. device_type = "memory";
  40. reg = <0x0 0x0 0x0 0x80000000>;
  41. };
  42. gpio-keys {
  43. compatible = "gpio-keys";
  44. #address-cells = <1>;
  45. #size-cells = <0>;
  46. autorepeat;
  47. sw4 {
  48. label = "sw4";
  49. gpios = <&gpio 23 GPIO_ACTIVE_LOW>;
  50. linux,code = <KEY_POWER>;
  51. gpio-key,wakeup;
  52. autorepeat;
  53. };
  54. };
  55. iio-hwmon {
  56. compatible = "iio-hwmon";
  57. io-channels = <&xilinx_ams 0>, <&xilinx_ams 1>, <&xilinx_ams 2>,
  58. <&xilinx_ams 3>, <&xilinx_ams 4>, <&xilinx_ams 5>,
  59. <&xilinx_ams 6>, <&xilinx_ams 7>, <&xilinx_ams 8>,
  60. <&xilinx_ams 9>, <&xilinx_ams 10>,
  61. <&xilinx_ams 11>, <&xilinx_ams 12>;
  62. };
  63. leds {
  64. compatible = "gpio-leds";
  65. ds2 {
  66. label = "ds2";
  67. gpios = <&gpio 20 GPIO_ACTIVE_HIGH>;
  68. linux,default-trigger = "heartbeat";
  69. };
  70. ds3 {
  71. label = "ds3";
  72. gpios = <&gpio 19 GPIO_ACTIVE_HIGH>;
  73. linux,default-trigger = "phy0tx"; /* WLAN tx */
  74. default-state = "off";
  75. };
  76. ds4 {
  77. label = "ds4";
  78. gpios = <&gpio 18 GPIO_ACTIVE_HIGH>;
  79. linux,default-trigger = "phy0rx"; /* WLAN rx */
  80. default-state = "off";
  81. };
  82. ds5 {
  83. label = "ds5";
  84. gpios = <&gpio 17 GPIO_ACTIVE_HIGH>;
  85. linux,default-trigger = "bluetooth-power";
  86. };
  87. vbus_det { /* U5 USB5744 VBUS detection via MIO25 */
  88. label = "vbus_det";
  89. gpios = <&gpio 25 GPIO_ACTIVE_HIGH>;
  90. default-state = "on";
  91. };
  92. };
  93. ltc2954: ltc2954 { /* U7 */
  94. compatible = "lltc,ltc2954", "lltc,ltc2952";
  95. trigger-gpios = <&gpio 26 GPIO_ACTIVE_LOW>; /* INT line - input */
  96. /* If there is HW watchdog on mezzanine this signal should be connected there */
  97. watchdog-gpios = <&gpio 35 GPIO_ACTIVE_HIGH>; /* MIO on PAD */
  98. kill-gpios = <&gpio 34 GPIO_ACTIVE_LOW>; /* KILL signal - output */
  99. };
  100. wmmcsdio_fixed: fixedregulator-mmcsdio {
  101. compatible = "regulator-fixed";
  102. regulator-name = "wmmcsdio_fixed";
  103. regulator-min-microvolt = <3300000>;
  104. regulator-max-microvolt = <3300000>;
  105. regulator-always-on;
  106. regulator-boot-on;
  107. };
  108. sdio_pwrseq: sdio_pwrseq {
  109. compatible = "mmc-pwrseq-simple";
  110. reset-gpios = <&gpio 7 GPIO_ACTIVE_LOW>; /* WIFI_EN */
  111. };
  112. };
  113. &dcc {
  114. status = "okay";
  115. };
  116. &gpio {
  117. status = "okay";
  118. gpio-line-names = "UART1_TX", "UART1_RX", "UART0_RX", "UART0_TX", "I2C1_SCL",
  119. "I2C1_SDA", "SPI1_SCLK", "WLAN_EN", "BT_EN", "SPI1_CS",
  120. "SPI1_MISO", "SPI1_MOSI", "I2C_MUX_RESET", "SD0_DAT0", "SD0_DAT1",
  121. "SD0_DAT2", "SD0_DAT3", "PS_LED3", "PS_LED2", "PS_LED1",
  122. "PS_LED0", "SD0_CMD", "SD0_CLK", "GPIO_PB", "SD0_DETECT",
  123. "VBUS_DET", "POWER_INT", "DP_AUX", "DP_HPD", "DP_OE",
  124. "DP_AUX_IN", "INA226_ALERT", "PS_FP_PWR_EN", "PL_PWR_EN", "POWER_KILL",
  125. "", "GPIO-A", "GPIO-B", "SPI0_SCLK", "GPIO-C",
  126. "GPIO-D", "SPI0_CS", "SPI0_MISO", "SPI_MOSI", "GPIO-E",
  127. "GPIO-F", "SD1_D0", "SD1_D1", "SD1_D2", "SD1_D3",
  128. "SD1_CMD", "SD1_CLK", "USB0_CLK", "USB0_DIR", "USB0_DATA2",
  129. "USB0_NXT", "USB0_DATA0", "USB0_DATA1", "USB0_STP", "USB0_DATA3",
  130. "USB0_DATA4", "USB0_DATA5", "USB0_DATA6", "USB0_DATA7", "USB1_CLK",
  131. "USB1_DIR", "USB1_DATA2", "USB1_NXT", "USB1_DATA0", "USB1_DATA1",
  132. "USB1_STP", "USB1_DATA3", "USB1_DATA4", "USB1_DATA5", "USB1_DATA6",
  133. "USB_DATA7", "WLAN_IRQ", "PMIC_IRQ", /* MIO end and EMIO start */
  134. "", "",
  135. "", "", "", "", "", "", "", "", "", "",
  136. "", "", "", "", "", "", "", "", "", "",
  137. "", "", "", "", "", "", "", "", "", "",
  138. "", "", "", "", "", "", "", "", "", "",
  139. "", "", "", "", "", "", "", "", "", "",
  140. "", "", "", "", "", "", "", "", "", "",
  141. "", "", "", "", "", "", "", "", "", "",
  142. "", "", "", "", "", "", "", "", "", "",
  143. "", "", "", "", "", "", "", "", "", "",
  144. "", "", "", "";
  145. };
  146. &gpu {
  147. status = "okay";
  148. };
  149. &i2c1 {
  150. status = "okay";
  151. clock-frequency = <100000>;
  152. i2c-mux@75 { /* u11 */
  153. compatible = "nxp,pca9548";
  154. #address-cells = <1>;
  155. #size-cells = <0>;
  156. reg = <0x75>;
  157. i2csw_0: i2c@0 {
  158. #address-cells = <1>;
  159. #size-cells = <0>;
  160. reg = <0>;
  161. label = "LS-I2C0";
  162. };
  163. i2csw_1: i2c@1 {
  164. #address-cells = <1>;
  165. #size-cells = <0>;
  166. reg = <1>;
  167. label = "LS-I2C1";
  168. };
  169. i2csw_2: i2c@2 {
  170. #address-cells = <1>;
  171. #size-cells = <0>;
  172. reg = <2>;
  173. label = "HS-I2C2";
  174. };
  175. i2csw_3: i2c@3 {
  176. #address-cells = <1>;
  177. #size-cells = <0>;
  178. reg = <3>;
  179. label = "HS-I2C3";
  180. };
  181. i2csw_4: i2c@4 {
  182. #address-cells = <1>;
  183. #size-cells = <0>;
  184. reg = <0x4>;
  185. pmic: pmic@5e { /* Custom TI PMIC u33 */
  186. compatible = "ti,tps65086";
  187. reg = <0x5e>;
  188. interrupt-parent = <&gpio>;
  189. interrupts = <77 GPIO_ACTIVE_LOW>;
  190. #gpio-cells = <2>;
  191. gpio-controller;
  192. };
  193. };
  194. i2csw_5: i2c@5 {
  195. #address-cells = <1>;
  196. #size-cells = <0>;
  197. reg = <5>;
  198. /* PS_PMBUS */
  199. ina226@40 { /* u35 */
  200. compatible = "ti,ina226";
  201. reg = <0x40>;
  202. shunt-resistor = <10000>;
  203. /* MIO31 is alert which should be routed to PMUFW */
  204. };
  205. };
  206. i2csw_6: i2c@6 {
  207. #address-cells = <1>;
  208. #size-cells = <0>;
  209. reg = <6>;
  210. /*
  211. * Not Connected
  212. */
  213. };
  214. i2csw_7: i2c@7 {
  215. #address-cells = <1>;
  216. #size-cells = <0>;
  217. reg = <7>;
  218. /*
  219. * usb5744 (DNP) - U5
  220. * 100kHz - this is default freq for us
  221. */
  222. };
  223. };
  224. };
  225. &rtc {
  226. status = "okay";
  227. };
  228. /* SD0 only supports 3.3V, no level shifter */
  229. &sdhci0 {
  230. status = "okay";
  231. no-1-8-v;
  232. broken-cd; /* CD has to be enabled by default */
  233. disable-wp;
  234. xlnx,mio_bank = <0>;
  235. };
  236. &sdhci1 {
  237. status = "okay";
  238. bus-width = <0x4>;
  239. xlnx,mio_bank = <0>;
  240. non-removable;
  241. disable-wp;
  242. cap-power-off-card;
  243. mmc-pwrseq = <&sdio_pwrseq>;
  244. vqmmc-supply = <&wmmcsdio_fixed>;
  245. #address-cells = <1>;
  246. #size-cells = <0>;
  247. wlcore: wifi@2 {
  248. compatible = "ti,wl1831";
  249. reg = <2>;
  250. interrupt-parent = <&gpio>;
  251. interrupts = <76 IRQ_TYPE_EDGE_RISING>; /* MIO76 WLAN_IRQ 1V8 */
  252. };
  253. };
  254. &serdes {
  255. status = "okay";
  256. };
  257. &spi0 { /* Low Speed connector */
  258. status = "okay";
  259. label = "LS-SPI0";
  260. };
  261. &spi1 { /* High Speed connector */
  262. status = "okay";
  263. label = "HS-SPI1";
  264. };
  265. &uart0 {
  266. status = "okay";
  267. bluetooth {
  268. compatible = "ti,wl1831-st";
  269. enable-gpios = <&gpio 8 GPIO_ACTIVE_HIGH>;
  270. };
  271. };
  272. &uart1 {
  273. status = "okay";
  274. };
  275. /* ULPI SMSC USB3320 */
  276. &usb0 {
  277. status = "okay";
  278. };
  279. &dwc3_0 {
  280. status = "okay";
  281. dr_mode = "peripheral";
  282. phy-names = "usb3-phy";
  283. phys = <&lane2 PHY_TYPE_USB3 0 0 26000000>;
  284. maximum-speed = "super-speed";
  285. };
  286. /* ULPI SMSC USB3320 */
  287. &usb1 {
  288. status = "okay";
  289. };
  290. &dwc3_1 {
  291. status = "okay";
  292. dr_mode = "host";
  293. phy-names = "usb3-phy";
  294. phys = <&lane3 PHY_TYPE_USB3 1 0 26000000>;
  295. maximum-speed = "super-speed";
  296. };
  297. &watchdog0 {
  298. status = "okay";
  299. reset-on-timeout;
  300. };
  301. &xilinx_ams {
  302. status = "okay";
  303. };
  304. &ams_ps {
  305. status = "okay";
  306. };