cpu.c 1.7 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Copyright (C) 2018 Marvell International Ltd.
  4. *
  5. * https://spdx.org/licenses
  6. */
  7. #include <common.h>
  8. #include <asm/armv8/mmu.h>
  9. #include <asm/global_data.h>
  10. #include <asm/io.h>
  11. #include <asm/arch/board.h>
  12. DECLARE_GLOBAL_DATA_PTR;
  13. #define OTX_MEM_MAP_USED 3
  14. /* 1 for 83xx, +1 is end of list which needs to be empty */
  15. #define OTX_MEM_MAP_MAX (OTX_MEM_MAP_USED + 1 + CONFIG_NR_DRAM_BANKS + 1)
  16. static struct mm_region otx_mem_map[OTX_MEM_MAP_MAX] = {
  17. {
  18. .virt = 0x800000000000UL,
  19. .phys = 0x800000000000UL,
  20. .size = 0x40000000000UL,
  21. .attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
  22. PTE_BLOCK_NON_SHARE
  23. }, {
  24. .virt = 0x840000000000UL,
  25. .phys = 0x840000000000UL,
  26. .size = 0x40000000000UL,
  27. .attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
  28. PTE_BLOCK_NON_SHARE
  29. }, {
  30. .virt = 0x880000000000UL,
  31. .phys = 0x880000000000UL,
  32. .size = 0x40000000000UL,
  33. .attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
  34. PTE_BLOCK_NON_SHARE
  35. }
  36. };
  37. struct mm_region *mem_map = otx_mem_map;
  38. void mem_map_fill(void)
  39. {
  40. int banks = OTX_MEM_MAP_USED;
  41. u32 dram_start = CONFIG_SYS_TEXT_BASE;
  42. if (otx_is_soc(CN83XX)) {
  43. otx_mem_map[banks].virt = 0x8c0000000000UL;
  44. otx_mem_map[banks].phys = 0x8c0000000000UL;
  45. otx_mem_map[banks].size = 0x40000000000UL;
  46. otx_mem_map[banks].attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
  47. PTE_BLOCK_NON_SHARE;
  48. banks = banks + 1;
  49. }
  50. for (int i = 0; i < CONFIG_NR_DRAM_BANKS; i++) {
  51. otx_mem_map[banks].virt = dram_start;
  52. otx_mem_map[banks].phys = dram_start;
  53. otx_mem_map[banks].size = gd->ram_size;
  54. otx_mem_map[banks].attrs = PTE_BLOCK_MEMTYPE(MT_NORMAL) |
  55. PTE_BLOCK_NON_SHARE;
  56. banks = banks + 1;
  57. }
  58. }
  59. u64 get_page_table_size(void)
  60. {
  61. return 0x80000;
  62. }
  63. void reset_cpu(void)
  64. {
  65. }