b4860qds_qixis.h 599 B

12345678910111213141516171819202122232425262728
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright 2012 Freescale Semiconductor, Inc.
  4. */
  5. #ifndef __B4860QDS_QIXIS_H__
  6. #define __B4860QDS_QIXIS_H__
  7. /* Definitions of QIXIS Registers for B4860QDS */
  8. /* BRDCFG4[4:7]] select EC1 and EC2 as a pair */
  9. #define BRDCFG4_EMISEL_MASK 0xE0
  10. #define BRDCFG4_EMISEL_SHIFT 5
  11. /* CLK */
  12. #define QIXIS_CLK_66 0x0
  13. #define QIXIS_CLK_100 0x1
  14. #define QIXIS_CLK_125 0x2
  15. #define QIXIS_CLK_133 0x3
  16. #define QIXIS_SRDS1CLK_122 0x5a
  17. #define QIXIS_SRDS1CLK_125 0x5e
  18. /* SGMII */
  19. #define PHY_BASE_ADDR 0x18
  20. #define PORT_NUM 0x04
  21. #define REGNUM 0x00
  22. #endif