123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656 |
- // SPDX-License-Identifier: GPL-2.0+
- /*
- * Copyright 2017-2020 NXP
- * Copyright 2014-2015 Freescale Semiconductor, Inc.
- */
- #include <common.h>
- #include <cpu_func.h>
- #include <env.h>
- #include <fsl_ddr_sdram.h>
- #include <init.h>
- #include <hang.h>
- #include <log.h>
- #include <net.h>
- #include <vsprintf.h>
- #include <asm/cache.h>
- #include <asm/global_data.h>
- #include <asm/io.h>
- #include <asm/ptrace.h>
- #include <linux/errno.h>
- #include <asm/system.h>
- #include <fm_eth.h>
- #include <asm/armv8/mmu.h>
- #include <asm/io.h>
- #include <asm/arch/fsl_serdes.h>
- #include <asm/arch/soc.h>
- #include <asm/arch/cpu.h>
- #include <asm/arch/speed.h>
- #include <fsl_immap.h>
- #include <asm/arch/mp.h>
- #include <efi_loader.h>
- #include <fsl-mc/fsl_mc.h>
- #ifdef CONFIG_FSL_ESDHC
- #include <fsl_esdhc.h>
- #endif
- #include <asm/armv8/sec_firmware.h>
- #ifdef CONFIG_SYS_FSL_DDR
- #include <fsl_ddr.h>
- #endif
- #include <asm/arch/clock.h>
- #include <hwconfig.h>
- #include <fsl_qbman.h>
- #ifdef CONFIG_TFABOOT
- #include <env_internal.h>
- #ifdef CONFIG_CHAIN_OF_TRUST
- #include <fsl_validate.h>
- #endif
- #endif
- #include <linux/mii.h>
- DECLARE_GLOBAL_DATA_PTR;
- static struct cpu_type cpu_type_list[] = {
- CPU_TYPE_ENTRY(LS2080A, LS2080A, 8),
- CPU_TYPE_ENTRY(LS2085A, LS2085A, 8),
- CPU_TYPE_ENTRY(LS2045A, LS2045A, 4),
- CPU_TYPE_ENTRY(LS2088A, LS2088A, 8),
- CPU_TYPE_ENTRY(LS2084A, LS2084A, 8),
- CPU_TYPE_ENTRY(LS2048A, LS2048A, 4),
- CPU_TYPE_ENTRY(LS2044A, LS2044A, 4),
- CPU_TYPE_ENTRY(LS2081A, LS2081A, 8),
- CPU_TYPE_ENTRY(LS2041A, LS2041A, 4),
- CPU_TYPE_ENTRY(LS1043A, LS1043A, 4),
- CPU_TYPE_ENTRY(LS1043A, LS1043A_P23, 4),
- CPU_TYPE_ENTRY(LS1023A, LS1023A, 2),
- CPU_TYPE_ENTRY(LS1023A, LS1023A_P23, 2),
- CPU_TYPE_ENTRY(LS1046A, LS1046A, 4),
- CPU_TYPE_ENTRY(LS1026A, LS1026A, 2),
- CPU_TYPE_ENTRY(LS2040A, LS2040A, 4),
- CPU_TYPE_ENTRY(LS1012A, LS1012A, 1),
- CPU_TYPE_ENTRY(LS1017A, LS1017A, 1),
- CPU_TYPE_ENTRY(LS1018A, LS1018A, 1),
- CPU_TYPE_ENTRY(LS1027A, LS1027A, 2),
- CPU_TYPE_ENTRY(LS1028A, LS1028A, 2),
- CPU_TYPE_ENTRY(LS1088A, LS1088A, 8),
- CPU_TYPE_ENTRY(LS1084A, LS1084A, 8),
- CPU_TYPE_ENTRY(LS1048A, LS1048A, 4),
- CPU_TYPE_ENTRY(LS1044A, LS1044A, 4),
- CPU_TYPE_ENTRY(LX2160A, LX2160A, 16),
- CPU_TYPE_ENTRY(LX2120A, LX2120A, 12),
- CPU_TYPE_ENTRY(LX2080A, LX2080A, 8),
- CPU_TYPE_ENTRY(LX2162A, LX2162A, 16),
- CPU_TYPE_ENTRY(LX2122A, LX2122A, 12),
- CPU_TYPE_ENTRY(LX2082A, LX2082A, 8),
- };
- #define EARLY_PGTABLE_SIZE 0x5000
- static struct mm_region early_map[] = {
- #ifdef CONFIG_FSL_LSCH3
- { CONFIG_SYS_FSL_CCSR_BASE, CONFIG_SYS_FSL_CCSR_BASE,
- CONFIG_SYS_FSL_CCSR_SIZE,
- PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
- PTE_BLOCK_NON_SHARE | PTE_BLOCK_PXN | PTE_BLOCK_UXN
- },
- { CONFIG_SYS_FSL_OCRAM_BASE, CONFIG_SYS_FSL_OCRAM_BASE,
- SYS_FSL_OCRAM_SPACE_SIZE,
- PTE_BLOCK_MEMTYPE(MT_NORMAL) | PTE_BLOCK_NON_SHARE
- },
- { CONFIG_SYS_FSL_QSPI_BASE1, CONFIG_SYS_FSL_QSPI_BASE1,
- CONFIG_SYS_FSL_QSPI_SIZE1,
- PTE_BLOCK_MEMTYPE(MT_NORMAL) | PTE_BLOCK_NON_SHARE},
- #ifdef CONFIG_FSL_IFC
- /* For IFC Region #1, only the first 4MB is cache-enabled */
- { CONFIG_SYS_FSL_IFC_BASE1, CONFIG_SYS_FSL_IFC_BASE1,
- CONFIG_SYS_FSL_IFC_SIZE1_1,
- PTE_BLOCK_MEMTYPE(MT_NORMAL) | PTE_BLOCK_NON_SHARE
- },
- { CONFIG_SYS_FSL_IFC_BASE1 + CONFIG_SYS_FSL_IFC_SIZE1_1,
- CONFIG_SYS_FSL_IFC_BASE1 + CONFIG_SYS_FSL_IFC_SIZE1_1,
- CONFIG_SYS_FSL_IFC_SIZE1 - CONFIG_SYS_FSL_IFC_SIZE1_1,
- PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) | PTE_BLOCK_NON_SHARE
- },
- { CONFIG_SYS_FLASH_BASE, CONFIG_SYS_FSL_IFC_BASE1,
- CONFIG_SYS_FSL_IFC_SIZE1,
- PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) | PTE_BLOCK_NON_SHARE
- },
- #endif
- { CONFIG_SYS_FSL_DRAM_BASE1, CONFIG_SYS_FSL_DRAM_BASE1,
- CONFIG_SYS_FSL_DRAM_SIZE1,
- #if defined(CONFIG_TFABOOT) || \
- (defined(CONFIG_SPL) && !defined(CONFIG_SPL_BUILD))
- PTE_BLOCK_MEMTYPE(MT_NORMAL) |
- #else /* Start with nGnRnE and PXN and UXN to prevent speculative access */
- PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) | PTE_BLOCK_PXN | PTE_BLOCK_UXN |
- #endif
- PTE_BLOCK_OUTER_SHARE | PTE_BLOCK_NS
- },
- #ifdef CONFIG_FSL_IFC
- /* Map IFC region #2 up to CONFIG_SYS_FLASH_BASE for NAND boot */
- { CONFIG_SYS_FSL_IFC_BASE2, CONFIG_SYS_FSL_IFC_BASE2,
- CONFIG_SYS_FLASH_BASE - CONFIG_SYS_FSL_IFC_BASE2,
- PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) | PTE_BLOCK_NON_SHARE
- },
- #endif
- { CONFIG_SYS_FSL_DCSR_BASE, CONFIG_SYS_FSL_DCSR_BASE,
- CONFIG_SYS_FSL_DCSR_SIZE,
- PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
- PTE_BLOCK_NON_SHARE | PTE_BLOCK_PXN | PTE_BLOCK_UXN
- },
- { CONFIG_SYS_FSL_DRAM_BASE2, CONFIG_SYS_FSL_DRAM_BASE2,
- CONFIG_SYS_FSL_DRAM_SIZE2,
- PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) | PTE_BLOCK_PXN | PTE_BLOCK_UXN |
- PTE_BLOCK_OUTER_SHARE | PTE_BLOCK_NS
- },
- #ifdef CONFIG_SYS_FSL_DRAM_BASE3
- { CONFIG_SYS_FSL_DRAM_BASE3, CONFIG_SYS_FSL_DRAM_BASE3,
- CONFIG_SYS_FSL_DRAM_SIZE3,
- PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) | PTE_BLOCK_PXN | PTE_BLOCK_UXN |
- PTE_BLOCK_OUTER_SHARE | PTE_BLOCK_NS
- },
- #endif
- #elif defined(CONFIG_FSL_LSCH2)
- { CONFIG_SYS_FSL_CCSR_BASE, CONFIG_SYS_FSL_CCSR_BASE,
- CONFIG_SYS_FSL_CCSR_SIZE,
- PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
- PTE_BLOCK_NON_SHARE | PTE_BLOCK_PXN | PTE_BLOCK_UXN
- },
- { CONFIG_SYS_FSL_OCRAM_BASE, CONFIG_SYS_FSL_OCRAM_BASE,
- SYS_FSL_OCRAM_SPACE_SIZE,
- PTE_BLOCK_MEMTYPE(MT_NORMAL) | PTE_BLOCK_NON_SHARE
- },
- { CONFIG_SYS_FSL_DCSR_BASE, CONFIG_SYS_FSL_DCSR_BASE,
- CONFIG_SYS_FSL_DCSR_SIZE,
- PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
- PTE_BLOCK_NON_SHARE | PTE_BLOCK_PXN | PTE_BLOCK_UXN
- },
- { CONFIG_SYS_FSL_QSPI_BASE, CONFIG_SYS_FSL_QSPI_BASE,
- CONFIG_SYS_FSL_QSPI_SIZE,
- PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) | PTE_BLOCK_NON_SHARE
- },
- #ifdef CONFIG_FSL_IFC
- { CONFIG_SYS_FSL_IFC_BASE, CONFIG_SYS_FSL_IFC_BASE,
- CONFIG_SYS_FSL_IFC_SIZE,
- PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) | PTE_BLOCK_NON_SHARE
- },
- #endif
- { CONFIG_SYS_FSL_DRAM_BASE1, CONFIG_SYS_FSL_DRAM_BASE1,
- CONFIG_SYS_FSL_DRAM_SIZE1,
- #if defined(CONFIG_TFABOOT) || \
- (defined(CONFIG_SPL) && !defined(CONFIG_SPL_BUILD))
- PTE_BLOCK_MEMTYPE(MT_NORMAL) |
- #else /* Start with nGnRnE and PXN and UXN to prevent speculative access */
- PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) | PTE_BLOCK_PXN | PTE_BLOCK_UXN |
- #endif
- PTE_BLOCK_OUTER_SHARE | PTE_BLOCK_NS
- },
- { CONFIG_SYS_FSL_DRAM_BASE2, CONFIG_SYS_FSL_DRAM_BASE2,
- CONFIG_SYS_FSL_DRAM_SIZE2,
- PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) | PTE_BLOCK_PXN | PTE_BLOCK_UXN |
- PTE_BLOCK_OUTER_SHARE | PTE_BLOCK_NS
- },
- #endif
- {}, /* list terminator */
- };
- static struct mm_region final_map[] = {
- #ifdef CONFIG_FSL_LSCH3
- { CONFIG_SYS_FSL_CCSR_BASE, CONFIG_SYS_FSL_CCSR_BASE,
- CONFIG_SYS_FSL_CCSR_SIZE,
- PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
- PTE_BLOCK_NON_SHARE | PTE_BLOCK_PXN | PTE_BLOCK_UXN
- },
- { CONFIG_SYS_FSL_OCRAM_BASE, CONFIG_SYS_FSL_OCRAM_BASE,
- SYS_FSL_OCRAM_SPACE_SIZE,
- PTE_BLOCK_MEMTYPE(MT_NORMAL) | PTE_BLOCK_NON_SHARE
- },
- { CONFIG_SYS_FSL_DRAM_BASE1, CONFIG_SYS_FSL_DRAM_BASE1,
- CONFIG_SYS_FSL_DRAM_SIZE1,
- PTE_BLOCK_MEMTYPE(MT_NORMAL) |
- PTE_BLOCK_OUTER_SHARE | PTE_BLOCK_NS
- },
- { CONFIG_SYS_FSL_QSPI_BASE1, CONFIG_SYS_FSL_QSPI_BASE1,
- CONFIG_SYS_FSL_QSPI_SIZE1,
- PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
- PTE_BLOCK_NON_SHARE | PTE_BLOCK_PXN | PTE_BLOCK_UXN
- },
- { CONFIG_SYS_FSL_QSPI_BASE2, CONFIG_SYS_FSL_QSPI_BASE2,
- CONFIG_SYS_FSL_QSPI_SIZE2,
- PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
- PTE_BLOCK_NON_SHARE | PTE_BLOCK_PXN | PTE_BLOCK_UXN
- },
- #ifdef CONFIG_FSL_IFC
- { CONFIG_SYS_FSL_IFC_BASE2, CONFIG_SYS_FSL_IFC_BASE2,
- CONFIG_SYS_FSL_IFC_SIZE2,
- PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
- PTE_BLOCK_NON_SHARE | PTE_BLOCK_PXN | PTE_BLOCK_UXN
- },
- #endif
- { CONFIG_SYS_FSL_DCSR_BASE, CONFIG_SYS_FSL_DCSR_BASE,
- CONFIG_SYS_FSL_DCSR_SIZE,
- PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
- PTE_BLOCK_NON_SHARE | PTE_BLOCK_PXN | PTE_BLOCK_UXN
- },
- { CONFIG_SYS_FSL_MC_BASE, CONFIG_SYS_FSL_MC_BASE,
- CONFIG_SYS_FSL_MC_SIZE,
- PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
- PTE_BLOCK_NON_SHARE | PTE_BLOCK_PXN | PTE_BLOCK_UXN
- },
- { CONFIG_SYS_FSL_NI_BASE, CONFIG_SYS_FSL_NI_BASE,
- CONFIG_SYS_FSL_NI_SIZE,
- PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
- PTE_BLOCK_NON_SHARE | PTE_BLOCK_PXN | PTE_BLOCK_UXN
- },
- /* For QBMAN portal, only the first 64MB is cache-enabled */
- { CONFIG_SYS_FSL_QBMAN_BASE, CONFIG_SYS_FSL_QBMAN_BASE,
- CONFIG_SYS_FSL_QBMAN_SIZE_1,
- PTE_BLOCK_MEMTYPE(MT_NORMAL) |
- PTE_BLOCK_NON_SHARE | PTE_BLOCK_PXN | PTE_BLOCK_UXN | PTE_BLOCK_NS
- },
- { CONFIG_SYS_FSL_QBMAN_BASE + CONFIG_SYS_FSL_QBMAN_SIZE_1,
- CONFIG_SYS_FSL_QBMAN_BASE + CONFIG_SYS_FSL_QBMAN_SIZE_1,
- CONFIG_SYS_FSL_QBMAN_SIZE - CONFIG_SYS_FSL_QBMAN_SIZE_1,
- PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
- PTE_BLOCK_NON_SHARE | PTE_BLOCK_PXN | PTE_BLOCK_UXN
- },
- { CONFIG_SYS_PCIE1_PHYS_ADDR, CONFIG_SYS_PCIE1_PHYS_ADDR,
- CONFIG_SYS_PCIE1_PHYS_SIZE,
- PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
- PTE_BLOCK_NON_SHARE | PTE_BLOCK_PXN | PTE_BLOCK_UXN
- },
- { CONFIG_SYS_PCIE2_PHYS_ADDR, CONFIG_SYS_PCIE2_PHYS_ADDR,
- CONFIG_SYS_PCIE2_PHYS_SIZE,
- PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
- PTE_BLOCK_NON_SHARE | PTE_BLOCK_PXN | PTE_BLOCK_UXN
- },
- #ifdef CONFIG_SYS_PCIE3_PHYS_ADDR
- { CONFIG_SYS_PCIE3_PHYS_ADDR, CONFIG_SYS_PCIE3_PHYS_ADDR,
- CONFIG_SYS_PCIE3_PHYS_SIZE,
- PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
- PTE_BLOCK_NON_SHARE | PTE_BLOCK_PXN | PTE_BLOCK_UXN
- },
- #endif
- #ifdef CONFIG_SYS_PCIE4_PHYS_ADDR
- { CONFIG_SYS_PCIE4_PHYS_ADDR, CONFIG_SYS_PCIE4_PHYS_ADDR,
- CONFIG_SYS_PCIE4_PHYS_SIZE,
- PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
- PTE_BLOCK_NON_SHARE | PTE_BLOCK_PXN | PTE_BLOCK_UXN
- },
- #endif
- #ifdef SYS_PCIE5_PHYS_ADDR
- { SYS_PCIE5_PHYS_ADDR, SYS_PCIE5_PHYS_ADDR,
- SYS_PCIE5_PHYS_SIZE,
- PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
- PTE_BLOCK_NON_SHARE | PTE_BLOCK_PXN | PTE_BLOCK_UXN
- },
- #endif
- #ifdef SYS_PCIE6_PHYS_ADDR
- { SYS_PCIE6_PHYS_ADDR, SYS_PCIE6_PHYS_ADDR,
- SYS_PCIE6_PHYS_SIZE,
- PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
- PTE_BLOCK_NON_SHARE | PTE_BLOCK_PXN | PTE_BLOCK_UXN
- },
- #endif
- { CONFIG_SYS_FSL_WRIOP1_BASE, CONFIG_SYS_FSL_WRIOP1_BASE,
- CONFIG_SYS_FSL_WRIOP1_SIZE,
- PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
- PTE_BLOCK_NON_SHARE | PTE_BLOCK_PXN | PTE_BLOCK_UXN
- },
- { CONFIG_SYS_FSL_AIOP1_BASE, CONFIG_SYS_FSL_AIOP1_BASE,
- CONFIG_SYS_FSL_AIOP1_SIZE,
- PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
- PTE_BLOCK_NON_SHARE | PTE_BLOCK_PXN | PTE_BLOCK_UXN
- },
- { CONFIG_SYS_FSL_PEBUF_BASE, CONFIG_SYS_FSL_PEBUF_BASE,
- CONFIG_SYS_FSL_PEBUF_SIZE,
- PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
- PTE_BLOCK_NON_SHARE | PTE_BLOCK_PXN | PTE_BLOCK_UXN
- },
- { CONFIG_SYS_FSL_DRAM_BASE2, CONFIG_SYS_FSL_DRAM_BASE2,
- CONFIG_SYS_FSL_DRAM_SIZE2,
- PTE_BLOCK_MEMTYPE(MT_NORMAL) |
- PTE_BLOCK_OUTER_SHARE | PTE_BLOCK_NS
- },
- #ifdef CONFIG_SYS_FSL_DRAM_BASE3
- { CONFIG_SYS_FSL_DRAM_BASE3, CONFIG_SYS_FSL_DRAM_BASE3,
- CONFIG_SYS_FSL_DRAM_SIZE3,
- PTE_BLOCK_MEMTYPE(MT_NORMAL) |
- PTE_BLOCK_OUTER_SHARE | PTE_BLOCK_NS
- },
- #endif
- #elif defined(CONFIG_FSL_LSCH2)
- { CONFIG_SYS_FSL_BOOTROM_BASE, CONFIG_SYS_FSL_BOOTROM_BASE,
- CONFIG_SYS_FSL_BOOTROM_SIZE,
- PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
- PTE_BLOCK_NON_SHARE | PTE_BLOCK_PXN | PTE_BLOCK_UXN
- },
- { CONFIG_SYS_FSL_CCSR_BASE, CONFIG_SYS_FSL_CCSR_BASE,
- CONFIG_SYS_FSL_CCSR_SIZE,
- PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
- PTE_BLOCK_NON_SHARE | PTE_BLOCK_PXN | PTE_BLOCK_UXN
- },
- { CONFIG_SYS_FSL_OCRAM_BASE, CONFIG_SYS_FSL_OCRAM_BASE,
- SYS_FSL_OCRAM_SPACE_SIZE,
- PTE_BLOCK_MEMTYPE(MT_NORMAL) | PTE_BLOCK_NON_SHARE
- },
- { CONFIG_SYS_FSL_DCSR_BASE, CONFIG_SYS_FSL_DCSR_BASE,
- CONFIG_SYS_FSL_DCSR_SIZE,
- PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
- PTE_BLOCK_NON_SHARE | PTE_BLOCK_PXN | PTE_BLOCK_UXN
- },
- { CONFIG_SYS_FSL_QSPI_BASE, CONFIG_SYS_FSL_QSPI_BASE,
- CONFIG_SYS_FSL_QSPI_SIZE,
- PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
- PTE_BLOCK_NON_SHARE | PTE_BLOCK_PXN | PTE_BLOCK_UXN
- },
- #ifdef CONFIG_FSL_IFC
- { CONFIG_SYS_FSL_IFC_BASE, CONFIG_SYS_FSL_IFC_BASE,
- CONFIG_SYS_FSL_IFC_SIZE,
- PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) | PTE_BLOCK_NON_SHARE
- },
- #endif
- { CONFIG_SYS_FSL_DRAM_BASE1, CONFIG_SYS_FSL_DRAM_BASE1,
- CONFIG_SYS_FSL_DRAM_SIZE1,
- PTE_BLOCK_MEMTYPE(MT_NORMAL) |
- PTE_BLOCK_OUTER_SHARE | PTE_BLOCK_NS
- },
- { CONFIG_SYS_FSL_QBMAN_BASE, CONFIG_SYS_FSL_QBMAN_BASE,
- CONFIG_SYS_FSL_QBMAN_SIZE,
- PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
- PTE_BLOCK_NON_SHARE | PTE_BLOCK_PXN | PTE_BLOCK_UXN
- },
- { CONFIG_SYS_FSL_DRAM_BASE2, CONFIG_SYS_FSL_DRAM_BASE2,
- CONFIG_SYS_FSL_DRAM_SIZE2,
- PTE_BLOCK_MEMTYPE(MT_NORMAL) |
- PTE_BLOCK_OUTER_SHARE | PTE_BLOCK_NS
- },
- { CONFIG_SYS_PCIE1_PHYS_ADDR, CONFIG_SYS_PCIE1_PHYS_ADDR,
- CONFIG_SYS_PCIE1_PHYS_SIZE,
- PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
- PTE_BLOCK_NON_SHARE | PTE_BLOCK_PXN | PTE_BLOCK_UXN
- },
- { CONFIG_SYS_PCIE2_PHYS_ADDR, CONFIG_SYS_PCIE2_PHYS_ADDR,
- CONFIG_SYS_PCIE2_PHYS_SIZE,
- PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
- PTE_BLOCK_NON_SHARE | PTE_BLOCK_PXN | PTE_BLOCK_UXN
- },
- #ifdef CONFIG_SYS_PCIE3_PHYS_ADDR
- { CONFIG_SYS_PCIE3_PHYS_ADDR, CONFIG_SYS_PCIE3_PHYS_ADDR,
- CONFIG_SYS_PCIE3_PHYS_SIZE,
- PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
- PTE_BLOCK_NON_SHARE | PTE_BLOCK_PXN | PTE_BLOCK_UXN
- },
- #endif
- { CONFIG_SYS_FSL_DRAM_BASE3, CONFIG_SYS_FSL_DRAM_BASE3,
- CONFIG_SYS_FSL_DRAM_SIZE3,
- PTE_BLOCK_MEMTYPE(MT_NORMAL) |
- PTE_BLOCK_OUTER_SHARE | PTE_BLOCK_NS
- },
- #endif
- #ifdef CONFIG_SYS_MEM_RESERVE_SECURE
- {}, /* space holder for secure mem */
- #endif
- {},
- };
- struct mm_region *mem_map = early_map;
- void cpu_name(char *name)
- {
- struct ccsr_gur __iomem *gur = (void *)(CONFIG_SYS_FSL_GUTS_ADDR);
- unsigned int i, svr, ver;
- svr = gur_in32(&gur->svr);
- ver = SVR_SOC_VER(svr);
- for (i = 0; i < ARRAY_SIZE(cpu_type_list); i++)
- if ((cpu_type_list[i].soc_ver & SVR_WO_E) == ver) {
- strcpy(name, cpu_type_list[i].name);
- #if defined(CONFIG_ARCH_LX2160A) || defined(CONFIG_ARCH_LX2162A)
- if (IS_C_PROCESSOR(svr))
- strcat(name, "C");
- #endif
- if (IS_E_PROCESSOR(svr))
- strcat(name, "E");
- sprintf(name + strlen(name), " Rev%d.%d",
- SVR_MAJ(svr), SVR_MIN(svr));
- break;
- }
- if (i == ARRAY_SIZE(cpu_type_list))
- strcpy(name, "unknown");
- }
- #if !CONFIG_IS_ENABLED(SYS_DCACHE_OFF)
- /*
- * To start MMU before DDR is available, we create MMU table in SRAM.
- * The base address of SRAM is CONFIG_SYS_FSL_OCRAM_BASE. We use three
- * levels of translation tables here to cover 40-bit address space.
- * We use 4KB granule size, with 40 bits physical address, T0SZ=24
- * Address above EARLY_PGTABLE_SIZE (0x5000) is free for other purpose.
- * Note, the debug print in cache_v8.c is not usable for debugging
- * these early MMU tables because UART is not yet available.
- */
- static inline void early_mmu_setup(void)
- {
- unsigned int el = current_el();
- /* global data is already setup, no allocation yet */
- if (el == 3)
- gd->arch.tlb_addr = CONFIG_SYS_FSL_OCRAM_BASE;
- else
- gd->arch.tlb_addr = CONFIG_SYS_DDR_SDRAM_BASE;
- gd->arch.tlb_fillptr = gd->arch.tlb_addr;
- gd->arch.tlb_size = EARLY_PGTABLE_SIZE;
- /* Create early page tables */
- setup_pgtables();
- /* point TTBR to the new table */
- set_ttbr_tcr_mair(el, gd->arch.tlb_addr,
- get_tcr(el, NULL, NULL) &
- ~(TCR_ORGN_MASK | TCR_IRGN_MASK),
- MEMORY_ATTRIBUTES);
- set_sctlr(get_sctlr() | CR_M);
- }
- static void fix_pcie_mmu_map(void)
- {
- #ifdef CONFIG_ARCH_LS2080A
- unsigned int i;
- u32 svr, ver;
- struct ccsr_gur __iomem *gur = (void *)(CONFIG_SYS_FSL_GUTS_ADDR);
- svr = gur_in32(&gur->svr);
- ver = SVR_SOC_VER(svr);
- /* Fix PCIE base and size for LS2088A */
- if ((ver == SVR_LS2088A) || (ver == SVR_LS2084A) ||
- (ver == SVR_LS2048A) || (ver == SVR_LS2044A) ||
- (ver == SVR_LS2081A) || (ver == SVR_LS2041A)) {
- for (i = 0; i < ARRAY_SIZE(final_map); i++) {
- switch (final_map[i].phys) {
- case CONFIG_SYS_PCIE1_PHYS_ADDR:
- final_map[i].phys = 0x2000000000ULL;
- final_map[i].virt = 0x2000000000ULL;
- final_map[i].size = 0x800000000ULL;
- break;
- case CONFIG_SYS_PCIE2_PHYS_ADDR:
- final_map[i].phys = 0x2800000000ULL;
- final_map[i].virt = 0x2800000000ULL;
- final_map[i].size = 0x800000000ULL;
- break;
- #ifdef CONFIG_SYS_PCIE3_PHYS_ADDR
- case CONFIG_SYS_PCIE3_PHYS_ADDR:
- final_map[i].phys = 0x3000000000ULL;
- final_map[i].virt = 0x3000000000ULL;
- final_map[i].size = 0x800000000ULL;
- break;
- #endif
- #ifdef CONFIG_SYS_PCIE4_PHYS_ADDR
- case CONFIG_SYS_PCIE4_PHYS_ADDR:
- final_map[i].phys = 0x3800000000ULL;
- final_map[i].virt = 0x3800000000ULL;
- final_map[i].size = 0x800000000ULL;
- break;
- #endif
- default:
- break;
- }
- }
- }
- #endif
- }
- /*
- * The final tables look similar to early tables, but different in detail.
- * These tables are in DRAM. Sub tables are added to enable cache for
- * QBMan and OCRAM.
- *
- * Put the MMU table in secure memory if gd->arch.secure_ram is valid.
- * OCRAM will be not used for this purpose so gd->arch.secure_ram can't be 0.
- */
- static inline void final_mmu_setup(void)
- {
- u64 tlb_addr_save = gd->arch.tlb_addr;
- unsigned int el = current_el();
- int index;
- /* fix the final_map before filling in the block entries */
- fix_pcie_mmu_map();
- mem_map = final_map;
- /* Update mapping for DDR to actual size */
- for (index = 0; index < ARRAY_SIZE(final_map) - 2; index++) {
- /*
- * Find the entry for DDR mapping and update the address and
- * size. Zero-sized mapping will be skipped when creating MMU
- * table.
- */
- switch (final_map[index].virt) {
- case CONFIG_SYS_FSL_DRAM_BASE1:
- final_map[index].virt = gd->bd->bi_dram[0].start;
- final_map[index].phys = gd->bd->bi_dram[0].start;
- final_map[index].size = gd->bd->bi_dram[0].size;
- break;
- #ifdef CONFIG_SYS_FSL_DRAM_BASE2
- case CONFIG_SYS_FSL_DRAM_BASE2:
- #if (CONFIG_NR_DRAM_BANKS >= 2)
- final_map[index].virt = gd->bd->bi_dram[1].start;
- final_map[index].phys = gd->bd->bi_dram[1].start;
- final_map[index].size = gd->bd->bi_dram[1].size;
- #else
- final_map[index].size = 0;
- #endif
- break;
- #endif
- #ifdef CONFIG_SYS_FSL_DRAM_BASE3
- case CONFIG_SYS_FSL_DRAM_BASE3:
- #if (CONFIG_NR_DRAM_BANKS >= 3)
- final_map[index].virt = gd->bd->bi_dram[2].start;
- final_map[index].phys = gd->bd->bi_dram[2].start;
- final_map[index].size = gd->bd->bi_dram[2].size;
- #else
- final_map[index].size = 0;
- #endif
- break;
- #endif
- default:
- break;
- }
- }
- #ifdef CONFIG_SYS_MEM_RESERVE_SECURE
- if (gd->arch.secure_ram & MEM_RESERVE_SECURE_MAINTAINED) {
- if (el == 3) {
- /*
- * Only use gd->arch.secure_ram if the address is
- * recalculated. Align to 4KB for MMU table.
- */
- /* put page tables in secure ram */
- index = ARRAY_SIZE(final_map) - 2;
- gd->arch.tlb_addr = gd->arch.secure_ram & ~0xfff;
- final_map[index].virt = gd->arch.secure_ram & ~0x3;
- final_map[index].phys = final_map[index].virt;
- final_map[index].size = CONFIG_SYS_MEM_RESERVE_SECURE;
- final_map[index].attrs = PTE_BLOCK_OUTER_SHARE;
- gd->arch.secure_ram |= MEM_RESERVE_SECURE_SECURED;
- tlb_addr_save = gd->arch.tlb_addr;
- } else {
- /* Use allocated (board_f.c) memory for TLB */
- tlb_addr_save = gd->arch.tlb_allocated;
- gd->arch.tlb_addr = tlb_addr_save;
- }
- }
- #endif
- /* Reset the fill ptr */
- gd->arch.tlb_fillptr = tlb_addr_save;
- /* Create normal system page tables */
- setup_pgtables();
- /* Create emergency page tables */
- gd->arch.tlb_addr = gd->arch.tlb_fillptr;
- gd->arch.tlb_emerg = gd->arch.tlb_addr;
- setup_pgtables();
- gd->arch.tlb_addr = tlb_addr_save;
- /* Disable cache and MMU */
- dcache_disable(); /* TLBs are invalidated */
- invalidate_icache_all();
- /* point TTBR to the new table */
- set_ttbr_tcr_mair(el, gd->arch.tlb_addr, get_tcr(el, NULL, NULL),
- MEMORY_ATTRIBUTES);
- set_sctlr(get_sctlr() | CR_M);
- }
- u64 get_page_table_size(void)
- {
- return 0x10000;
- }
- int arch_cpu_init(void)
- {
- /*
- * This function is called before U-Boot relocates itself to speed up
- * on system running. It is not necessary to run if performance is not
- * critical. Skip if MMU is already enabled by SPL or other means.
- */
- if (get_sctlr() & CR_M)
- return 0;
- icache_enable();
- __asm_invalidate_dcache_all();
- __asm_invalidate_tlb_all();
- early_mmu_setup();
- set_sctlr(get_sctlr() | CR_C);
- return 0;
- }
- void mmu_setup(void)
- {
- final_mmu_setup();
- }
- /*
- * This function is called from common/board_r.c.
- * It recreates MMU table in main memory.
- */
- void enable_caches(void)
- {
- mmu_setup();
- __asm_invalidate_tlb_all();
- icache_enable();
- dcache_enable();
- }
- #endif /* !CONFIG_IS_ENABLED(SYS_DCACHE_OFF) */
- #ifdef CONFIG_TFABOOT
- enum boot_src __get_boot_src(u32 porsr1)
- {
- enum boot_src src = BOOT_SOURCE_RESERVED;
- u32 rcw_src = (porsr1 & RCW_SRC_MASK) >> RCW_SRC_BIT;
- #if !defined(CONFIG_NXP_LSCH3_2)
- u32 val;
- #endif
- debug("%s: rcw_src 0x%x\n", __func__, rcw_src);
- #if defined(CONFIG_FSL_LSCH3)
- #if defined(CONFIG_NXP_LSCH3_2)
- switch (rcw_src) {
- case RCW_SRC_SDHC1_VAL:
- src = BOOT_SOURCE_SD_MMC;
- break;
- case RCW_SRC_SDHC2_VAL:
- src = BOOT_SOURCE_SD_MMC2;
- break;
- case RCW_SRC_I2C1_VAL:
- src = BOOT_SOURCE_I2C1_EXTENDED;
- break;
- case RCW_SRC_FLEXSPI_NAND2K_VAL:
- src = BOOT_SOURCE_XSPI_NAND;
- break;
- case RCW_SRC_FLEXSPI_NAND4K_VAL:
- src = BOOT_SOURCE_XSPI_NAND;
- break;
- case RCW_SRC_RESERVED_1_VAL:
- src = BOOT_SOURCE_RESERVED;
- break;
- case RCW_SRC_FLEXSPI_NOR_24B:
- src = BOOT_SOURCE_XSPI_NOR;
- break;
- default:
- src = BOOT_SOURCE_RESERVED;
- }
- #else
- val = rcw_src & RCW_SRC_TYPE_MASK;
- if (val == RCW_SRC_NOR_VAL) {
- val = rcw_src & NOR_TYPE_MASK;
- switch (val) {
- case NOR_16B_VAL:
- case NOR_32B_VAL:
- src = BOOT_SOURCE_IFC_NOR;
- break;
- default:
- src = BOOT_SOURCE_RESERVED;
- }
- } else {
- /* RCW SRC Serial Flash */
- val = rcw_src & RCW_SRC_SERIAL_MASK;
- switch (val) {
- case RCW_SRC_QSPI_VAL:
- /* RCW SRC Serial NOR (QSPI) */
- src = BOOT_SOURCE_QSPI_NOR;
- break;
- case RCW_SRC_SD_CARD_VAL:
- /* RCW SRC SD Card */
- src = BOOT_SOURCE_SD_MMC;
- break;
- case RCW_SRC_EMMC_VAL:
- /* RCW SRC EMMC */
- src = BOOT_SOURCE_SD_MMC;
- break;
- case RCW_SRC_I2C1_VAL:
- /* RCW SRC I2C1 Extended */
- src = BOOT_SOURCE_I2C1_EXTENDED;
- break;
- default:
- src = BOOT_SOURCE_RESERVED;
- }
- }
- #endif
- #elif defined(CONFIG_FSL_LSCH2)
- /* RCW SRC NAND */
- val = rcw_src & RCW_SRC_NAND_MASK;
- if (val == RCW_SRC_NAND_VAL) {
- val = rcw_src & NAND_RESERVED_MASK;
- if (val != NAND_RESERVED_1 && val != NAND_RESERVED_2)
- src = BOOT_SOURCE_IFC_NAND;
- } else {
- /* RCW SRC NOR */
- val = rcw_src & RCW_SRC_NOR_MASK;
- if (val == NOR_8B_VAL || val == NOR_16B_VAL) {
- src = BOOT_SOURCE_IFC_NOR;
- } else {
- switch (rcw_src) {
- case QSPI_VAL1:
- case QSPI_VAL2:
- src = BOOT_SOURCE_QSPI_NOR;
- break;
- case SD_VAL:
- src = BOOT_SOURCE_SD_MMC;
- break;
- default:
- src = BOOT_SOURCE_RESERVED;
- }
- }
- }
- #endif
- if (CONFIG_IS_ENABLED(SYS_FSL_ERRATUM_A010539) && !rcw_src)
- src = BOOT_SOURCE_QSPI_NOR;
- debug("%s: src 0x%x\n", __func__, src);
- return src;
- }
- enum boot_src get_boot_src(void)
- {
- struct pt_regs regs;
- u32 porsr1 = 0;
- #if defined(CONFIG_FSL_LSCH3)
- u32 __iomem *dcfg_ccsr = (u32 __iomem *)DCFG_BASE;
- #elif defined(CONFIG_FSL_LSCH2)
- struct ccsr_gur __iomem *gur = (void *)(CONFIG_SYS_FSL_GUTS_ADDR);
- #endif
- if (current_el() == 2) {
- regs.regs[0] = SIP_SVC_RCW;
- smc_call(®s);
- if (!regs.regs[0])
- porsr1 = regs.regs[1];
- }
- if (current_el() == 3 || !porsr1) {
- #ifdef CONFIG_FSL_LSCH3
- porsr1 = in_le32(dcfg_ccsr + DCFG_PORSR1 / 4);
- #elif defined(CONFIG_FSL_LSCH2)
- porsr1 = in_be32(&gur->porsr1);
- #endif
- }
- debug("%s: porsr1 0x%x\n", __func__, porsr1);
- return __get_boot_src(porsr1);
- }
- #ifdef CONFIG_ENV_IS_IN_MMC
- int mmc_get_env_dev(void)
- {
- enum boot_src src = get_boot_src();
- int dev = CONFIG_SYS_MMC_ENV_DEV;
- switch (src) {
- case BOOT_SOURCE_SD_MMC:
- dev = 0;
- break;
- case BOOT_SOURCE_SD_MMC2:
- dev = 1;
- break;
- default:
- break;
- }
- return dev;
- }
- #endif
- enum env_location env_get_location(enum env_operation op, int prio)
- {
- enum boot_src src = get_boot_src();
- enum env_location env_loc = ENVL_NOWHERE;
- if (prio)
- return ENVL_UNKNOWN;
- #ifdef CONFIG_ENV_IS_NOWHERE
- return env_loc;
- #endif
- switch (src) {
- case BOOT_SOURCE_IFC_NOR:
- env_loc = ENVL_FLASH;
- break;
- case BOOT_SOURCE_QSPI_NOR:
- /* FALLTHROUGH */
- case BOOT_SOURCE_XSPI_NOR:
- env_loc = ENVL_SPI_FLASH;
- break;
- case BOOT_SOURCE_IFC_NAND:
- /* FALLTHROUGH */
- case BOOT_SOURCE_QSPI_NAND:
- /* FALLTHROUGH */
- case BOOT_SOURCE_XSPI_NAND:
- env_loc = ENVL_NAND;
- break;
- case BOOT_SOURCE_SD_MMC:
- /* FALLTHROUGH */
- case BOOT_SOURCE_SD_MMC2:
- env_loc = ENVL_MMC;
- break;
- case BOOT_SOURCE_I2C1_EXTENDED:
- /* FALLTHROUGH */
- default:
- break;
- }
- return env_loc;
- }
- #endif /* CONFIG_TFABOOT */
- u32 initiator_type(u32 cluster, int init_id)
- {
- struct ccsr_gur *gur = (void *)(CONFIG_SYS_FSL_GUTS_ADDR);
- u32 idx = (cluster >> (init_id * 8)) & TP_CLUSTER_INIT_MASK;
- u32 type = 0;
- type = gur_in32(&gur->tp_ityp[idx]);
- if (type & TP_ITYP_AV)
- return type;
- return 0;
- }
- u32 cpu_pos_mask(void)
- {
- struct ccsr_gur __iomem *gur = (void *)(CONFIG_SYS_FSL_GUTS_ADDR);
- int i = 0;
- u32 cluster, type, mask = 0;
- do {
- int j;
- cluster = gur_in32(&gur->tp_cluster[i].lower);
- for (j = 0; j < TP_INIT_PER_CLUSTER; j++) {
- type = initiator_type(cluster, j);
- if (type && (TP_ITYP_TYPE(type) == TP_ITYP_TYPE_ARM))
- mask |= 1 << (i * TP_INIT_PER_CLUSTER + j);
- }
- i++;
- } while ((cluster & TP_CLUSTER_EOC) == 0x0);
- return mask;
- }
- u32 cpu_mask(void)
- {
- struct ccsr_gur __iomem *gur = (void *)(CONFIG_SYS_FSL_GUTS_ADDR);
- int i = 0, count = 0;
- u32 cluster, type, mask = 0;
- do {
- int j;
- cluster = gur_in32(&gur->tp_cluster[i].lower);
- for (j = 0; j < TP_INIT_PER_CLUSTER; j++) {
- type = initiator_type(cluster, j);
- if (type) {
- if (TP_ITYP_TYPE(type) == TP_ITYP_TYPE_ARM)
- mask |= 1 << count;
- count++;
- }
- }
- i++;
- } while ((cluster & TP_CLUSTER_EOC) == 0x0);
- return mask;
- }
- /*
- * Return the number of cores on this SOC.
- */
- int cpu_numcores(void)
- {
- return hweight32(cpu_mask());
- }
- int fsl_qoriq_core_to_cluster(unsigned int core)
- {
- struct ccsr_gur __iomem *gur =
- (void __iomem *)(CONFIG_SYS_FSL_GUTS_ADDR);
- int i = 0, count = 0;
- u32 cluster;
- do {
- int j;
- cluster = gur_in32(&gur->tp_cluster[i].lower);
- for (j = 0; j < TP_INIT_PER_CLUSTER; j++) {
- if (initiator_type(cluster, j)) {
- if (count == core)
- return i;
- count++;
- }
- }
- i++;
- } while ((cluster & TP_CLUSTER_EOC) == 0x0);
- return -1; /* cannot identify the cluster */
- }
- u32 fsl_qoriq_core_to_type(unsigned int core)
- {
- struct ccsr_gur __iomem *gur =
- (void __iomem *)(CONFIG_SYS_FSL_GUTS_ADDR);
- int i = 0, count = 0;
- u32 cluster, type;
- do {
- int j;
- cluster = gur_in32(&gur->tp_cluster[i].lower);
- for (j = 0; j < TP_INIT_PER_CLUSTER; j++) {
- type = initiator_type(cluster, j);
- if (type) {
- if (count == core)
- return type;
- count++;
- }
- }
- i++;
- } while ((cluster & TP_CLUSTER_EOC) == 0x0);
- return -1; /* cannot identify the cluster */
- }
- #ifndef CONFIG_FSL_LSCH3
- uint get_svr(void)
- {
- struct ccsr_gur __iomem *gur = (void *)(CONFIG_SYS_FSL_GUTS_ADDR);
- return gur_in32(&gur->svr);
- }
- #endif
- #ifdef CONFIG_DISPLAY_CPUINFO
- int print_cpuinfo(void)
- {
- struct ccsr_gur __iomem *gur = (void *)(CONFIG_SYS_FSL_GUTS_ADDR);
- struct sys_info sysinfo;
- char buf[32];
- unsigned int i, core;
- u32 type, rcw, svr = gur_in32(&gur->svr);
- puts("SoC: ");
- cpu_name(buf);
- printf(" %s (0x%x)\n", buf, svr);
- memset((u8 *)buf, 0x00, ARRAY_SIZE(buf));
- get_sys_info(&sysinfo);
- puts("Clock Configuration:");
- for_each_cpu(i, core, cpu_numcores(), cpu_mask()) {
- if (!(i % 3))
- puts("\n ");
- type = TP_ITYP_VER(fsl_qoriq_core_to_type(core));
- printf("CPU%d(%s):%-4s MHz ", core,
- type == TY_ITYP_VER_A7 ? "A7 " :
- (type == TY_ITYP_VER_A53 ? "A53" :
- (type == TY_ITYP_VER_A57 ? "A57" :
- (type == TY_ITYP_VER_A72 ? "A72" : " "))),
- strmhz(buf, sysinfo.freq_processor[core]));
- }
- /* Display platform clock as Bus frequency. */
- printf("\n Bus: %-4s MHz ",
- strmhz(buf, sysinfo.freq_systembus / CONFIG_SYS_FSL_PCLK_DIV));
- printf("DDR: %-4s MT/s", strmhz(buf, sysinfo.freq_ddrbus));
- #ifdef CONFIG_SYS_DPAA_FMAN
- printf(" FMAN: %-4s MHz", strmhz(buf, sysinfo.freq_fman[0]));
- #endif
- #ifdef CONFIG_SYS_FSL_HAS_DP_DDR
- if (soc_has_dp_ddr()) {
- printf(" DP-DDR: %-4s MT/s",
- strmhz(buf, sysinfo.freq_ddrbus2));
- }
- #endif
- puts("\n");
- /*
- * Display the RCW, so that no one gets confused as to what RCW
- * we're actually using for this boot.
- */
- puts("Reset Configuration Word (RCW):");
- for (i = 0; i < ARRAY_SIZE(gur->rcwsr); i++) {
- rcw = gur_in32(&gur->rcwsr[i]);
- if ((i % 4) == 0)
- printf("\n %08x:", i * 4);
- printf(" %08x", rcw);
- }
- puts("\n");
- return 0;
- }
- #endif
- #ifdef CONFIG_FSL_ESDHC
- int cpu_mmc_init(struct bd_info *bis)
- {
- return fsl_esdhc_mmc_init(bis);
- }
- #endif
- int cpu_eth_init(struct bd_info *bis)
- {
- int error = 0;
- #if defined(CONFIG_FSL_MC_ENET) && !defined(CONFIG_SPL_BUILD)
- error = fsl_mc_ldpaa_init(bis);
- #endif
- #ifdef CONFIG_FMAN_ENET
- fm_standard_init(bis);
- #endif
- return error;
- }
- static inline int check_psci(void)
- {
- unsigned int psci_ver;
- psci_ver = sec_firmware_support_psci_version();
- if (psci_ver == PSCI_INVALID_VER)
- return 1;
- return 0;
- }
- static void config_core_prefetch(void)
- {
- char *buf = NULL;
- char buffer[HWCONFIG_BUFFER_SIZE];
- const char *prefetch_arg = NULL;
- size_t arglen;
- unsigned int mask;
- struct pt_regs regs;
- if (env_get_f("hwconfig", buffer, sizeof(buffer)) > 0)
- buf = buffer;
- else
- return;
- prefetch_arg = hwconfig_subarg_f("core_prefetch", "disable",
- &arglen, buf);
- if (prefetch_arg) {
- mask = simple_strtoul(prefetch_arg, NULL, 0) & 0xff;
- if (mask & 0x1) {
- printf("Core0 prefetch can't be disabled\n");
- return;
- }
- #define SIP_PREFETCH_DISABLE_64 0xC200FF13
- regs.regs[0] = SIP_PREFETCH_DISABLE_64;
- regs.regs[1] = mask;
- smc_call(®s);
- if (regs.regs[0])
- printf("Prefetch disable config failed for mask ");
- else
- printf("Prefetch disable config passed for mask ");
- printf("0x%x\n", mask);
- }
- }
- #ifdef CONFIG_PCIE_ECAM_GENERIC
- __weak void set_ecam_icids(void)
- {
- }
- #endif
- int arch_early_init_r(void)
- {
- #ifdef CONFIG_SYS_FSL_ERRATUM_A009635
- u32 svr_dev_id;
- /*
- * erratum A009635 is valid only for LS2080A SoC and
- * its personalitiesi
- */
- svr_dev_id = get_svr();
- if (IS_SVR_DEV(svr_dev_id, SVR_DEV(SVR_LS2080A)))
- erratum_a009635();
- #endif
- #if defined(CONFIG_SYS_FSL_ERRATUM_A009942) && defined(CONFIG_SYS_FSL_DDR)
- erratum_a009942_check_cpo();
- #endif
- if (check_psci()) {
- debug("PSCI: PSCI does not exist.\n");
- /* if PSCI does not exist, boot secondary cores here */
- if (fsl_layerscape_wake_seconday_cores())
- printf("Did not wake secondary cores\n");
- }
- config_core_prefetch();
- #ifdef CONFIG_SYS_HAS_SERDES
- fsl_serdes_init();
- #endif
- #ifdef CONFIG_SYS_FSL_HAS_RGMII
- /* some dpmacs in armv8a based freescale layerscape SOCs can be
- * configured via both serdes(sgmii, xfi, xlaui etc) bits and via
- * EC*_PMUX(rgmii) bits in RCW.
- * e.g. dpmac 17 and 18 in LX2160A can be configured as SGMII from
- * serdes bits and as RGMII via EC1_PMUX/EC2_PMUX bits
- * Now if a dpmac is enabled as RGMII through ECx_PMUX then it takes
- * precedence over SerDes protocol. i.e. in LX2160A if we select serdes
- * protocol that configures dpmac17 as SGMII and set the EC1_PMUX as
- * RGMII, then the dpmac is RGMII and not SGMII.
- *
- * Therefore, even thought fsl_rgmii_init is after fsl_serdes_init
- * function of SOC, the dpmac will be enabled as RGMII even if it was
- * also enabled before as SGMII. If ECx_PMUX is not configured for
- * RGMII, DPMAC will remain configured as SGMII from fsl_serdes_init().
- */
- fsl_rgmii_init();
- #endif
- #ifdef CONFIG_FMAN_ENET
- #ifndef CONFIG_DM_ETH
- fman_enet_init();
- #endif
- #endif
- #ifdef CONFIG_SYS_DPAA_QBMAN
- setup_qbman_portals();
- #endif
- #ifdef CONFIG_PCIE_ECAM_GENERIC
- set_ecam_icids();
- #endif
- return 0;
- }
- int timer_init(void)
- {
- u32 __iomem *cntcr = (u32 *)CONFIG_SYS_FSL_TIMER_ADDR;
- #ifdef CONFIG_FSL_LSCH3
- u32 __iomem *cltbenr = (u32 *)CONFIG_SYS_FSL_PMU_CLTBENR;
- #endif
- #if defined(CONFIG_ARCH_LS2080A) || defined(CONFIG_ARCH_LS1088A) || \
- defined(CONFIG_ARCH_LS1028A)
- u32 __iomem *pctbenr = (u32 *)FSL_PMU_PCTBENR_OFFSET;
- u32 svr_dev_id;
- #endif
- #ifdef COUNTER_FREQUENCY_REAL
- unsigned long cntfrq = COUNTER_FREQUENCY_REAL;
- /* Update with accurate clock frequency */
- if (current_el() == 3)
- asm volatile("msr cntfrq_el0, %0" : : "r" (cntfrq) : "memory");
- #endif
- #ifdef CONFIG_FSL_LSCH3
- /* Enable timebase for all clusters.
- * It is safe to do so even some clusters are not enabled.
- */
- out_le32(cltbenr, 0xf);
- #endif
- #if defined(CONFIG_ARCH_LS2080A) || defined(CONFIG_ARCH_LS1088A) || \
- defined(CONFIG_ARCH_LS1028A)
- /*
- * In certain Layerscape SoCs, the clock for each core's
- * has an enable bit in the PMU Physical Core Time Base Enable
- * Register (PCTBENR), which allows the watchdog to operate.
- */
- setbits_le32(pctbenr, 0xff);
- /*
- * For LS2080A SoC and its personalities, timer controller
- * offset is different
- */
- svr_dev_id = get_svr();
- if (IS_SVR_DEV(svr_dev_id, SVR_DEV(SVR_LS2080A)))
- cntcr = (u32 *)SYS_FSL_LS2080A_LS2085A_TIMER_ADDR;
- #endif
- /* Enable clock for timer
- * This is a global setting.
- */
- out_le32(cntcr, 0x1);
- return 0;
- }
- __efi_runtime_data u32 __iomem *rstcr = (u32 *)CONFIG_SYS_FSL_RST_ADDR;
- void __efi_runtime reset_cpu(ulong addr)
- {
- #if defined(CONFIG_ARCH_LX2160A) || defined(CONFIG_ARCH_LX2162A)
- /* clear the RST_REQ_MSK and SW_RST_REQ */
- out_le32(rstcr, 0x0);
- /* initiate the sw reset request */
- out_le32(rstcr, 0x1);
- #else
- u32 val;
- /* Raise RESET_REQ_B */
- val = scfg_in32(rstcr);
- val |= 0x02;
- scfg_out32(rstcr, val);
- #endif
- }
- #if defined(CONFIG_EFI_LOADER) && !defined(CONFIG_PSCI_RESET)
- void __efi_runtime EFIAPI efi_reset_system(
- enum efi_reset_type reset_type,
- efi_status_t reset_status,
- unsigned long data_size, void *reset_data)
- {
- switch (reset_type) {
- case EFI_RESET_COLD:
- case EFI_RESET_WARM:
- case EFI_RESET_PLATFORM_SPECIFIC:
- reset_cpu(0);
- break;
- case EFI_RESET_SHUTDOWN:
- /* Nothing we can do */
- break;
- }
- while (1) { }
- }
- efi_status_t efi_reset_system_init(void)
- {
- return efi_add_runtime_mmio(&rstcr, sizeof(*rstcr));
- }
- #endif
- /*
- * Calculate reserved memory with given memory bank
- * Return aligned memory size on success
- * Return (ram_size + needed size) for failure
- */
- phys_size_t board_reserve_ram_top(phys_size_t ram_size)
- {
- phys_size_t ram_top = ram_size;
- #if defined(CONFIG_FSL_MC_ENET) && !defined(CONFIG_SPL_BUILD)
- ram_top = mc_get_dram_block_size();
- if (ram_top > ram_size)
- return ram_size + ram_top;
- ram_top = ram_size - ram_top;
- /* The start address of MC reserved memory needs to be aligned. */
- ram_top &= ~(CONFIG_SYS_MC_RSV_MEM_ALIGN - 1);
- #endif
- return ram_size - ram_top;
- }
- phys_size_t get_effective_memsize(void)
- {
- phys_size_t ea_size, rem = 0;
- /*
- * For ARMv8 SoCs, DDR memory is split into two or three regions. The
- * first region is 2GB space at 0x8000_0000. Secure memory needs to
- * allocated from first region. If the memory extends to the second
- * region (or the third region if applicable), Management Complex (MC)
- * memory should be put into the highest region, i.e. the end of DDR
- * memory. CONFIG_MAX_MEM_MAPPED is set to the size of first region so
- * U-Boot doesn't relocate itself into higher address. Should DDR be
- * configured to skip the first region, this function needs to be
- * adjusted.
- */
- if (gd->ram_size > CONFIG_MAX_MEM_MAPPED) {
- ea_size = CONFIG_MAX_MEM_MAPPED;
- rem = gd->ram_size - ea_size;
- } else {
- ea_size = gd->ram_size;
- }
- #ifdef CONFIG_SYS_MEM_RESERVE_SECURE
- /* Check if we have enough space for secure memory */
- if (ea_size > CONFIG_SYS_MEM_RESERVE_SECURE)
- ea_size -= CONFIG_SYS_MEM_RESERVE_SECURE;
- else
- printf("Error: No enough space for secure memory.\n");
- #endif
- /* Check if we have enough memory for MC */
- if (rem < board_reserve_ram_top(rem)) {
- /* Not enough memory in high region to reserve */
- if (ea_size > board_reserve_ram_top(ea_size))
- ea_size -= board_reserve_ram_top(ea_size);
- else
- printf("Error: No enough space for reserved memory.\n");
- }
- return ea_size;
- }
- #ifdef CONFIG_TFABOOT
- phys_size_t tfa_get_dram_size(void)
- {
- struct pt_regs regs;
- phys_size_t dram_size = 0;
- regs.regs[0] = SMC_DRAM_BANK_INFO;
- regs.regs[1] = -1;
- smc_call(®s);
- if (regs.regs[0])
- return 0;
- dram_size = regs.regs[1];
- return dram_size;
- }
- static int tfa_dram_init_banksize(void)
- {
- int i = 0, ret = 0;
- struct pt_regs regs;
- phys_size_t dram_size = tfa_get_dram_size();
- debug("dram_size %llx\n", dram_size);
- if (!dram_size)
- return -EINVAL;
- do {
- regs.regs[0] = SMC_DRAM_BANK_INFO;
- regs.regs[1] = i;
- smc_call(®s);
- if (regs.regs[0]) {
- ret = -EINVAL;
- break;
- }
- debug("bank[%d]: start %lx, size %lx\n", i, regs.regs[1],
- regs.regs[2]);
- gd->bd->bi_dram[i].start = regs.regs[1];
- gd->bd->bi_dram[i].size = regs.regs[2];
- dram_size -= gd->bd->bi_dram[i].size;
- i++;
- } while (dram_size);
- if (i > 0)
- ret = 0;
- #if defined(CONFIG_RESV_RAM) && !defined(CONFIG_SPL_BUILD)
- /* Assign memory for MC */
- #ifdef CONFIG_SYS_DDR_BLOCK3_BASE
- if (gd->bd->bi_dram[2].size >=
- board_reserve_ram_top(gd->bd->bi_dram[2].size)) {
- gd->arch.resv_ram = gd->bd->bi_dram[2].start +
- gd->bd->bi_dram[2].size -
- board_reserve_ram_top(gd->bd->bi_dram[2].size);
- } else
- #endif
- {
- if (gd->bd->bi_dram[1].size >=
- board_reserve_ram_top(gd->bd->bi_dram[1].size)) {
- gd->arch.resv_ram = gd->bd->bi_dram[1].start +
- gd->bd->bi_dram[1].size -
- board_reserve_ram_top(gd->bd->bi_dram[1].size);
- } else if (gd->bd->bi_dram[0].size >
- board_reserve_ram_top(gd->bd->bi_dram[0].size)) {
- gd->arch.resv_ram = gd->bd->bi_dram[0].start +
- gd->bd->bi_dram[0].size -
- board_reserve_ram_top(gd->bd->bi_dram[0].size);
- }
- }
- #endif /* CONFIG_RESV_RAM */
- return ret;
- }
- #endif
- int dram_init_banksize(void)
- {
- #ifdef CONFIG_SYS_DP_DDR_BASE_PHY
- phys_size_t dp_ddr_size;
- #endif
- #ifdef CONFIG_TFABOOT
- if (!tfa_dram_init_banksize())
- return 0;
- #endif
- /*
- * gd->ram_size has the total size of DDR memory, less reserved secure
- * memory. The DDR extends from low region to high region(s) presuming
- * no hole is created with DDR configuration. gd->arch.secure_ram tracks
- * the location of secure memory. gd->arch.resv_ram tracks the location
- * of reserved memory for Management Complex (MC). Because gd->ram_size
- * is reduced by this function if secure memory is reserved, checking
- * gd->arch.secure_ram should be done to avoid running it repeatedly.
- */
- #ifdef CONFIG_SYS_MEM_RESERVE_SECURE
- if (gd->arch.secure_ram & MEM_RESERVE_SECURE_MAINTAINED) {
- debug("No need to run again, skip %s\n", __func__);
- return 0;
- }
- #endif
- gd->bd->bi_dram[0].start = CONFIG_SYS_SDRAM_BASE;
- if (gd->ram_size > CONFIG_SYS_DDR_BLOCK1_SIZE) {
- gd->bd->bi_dram[0].size = CONFIG_SYS_DDR_BLOCK1_SIZE;
- gd->bd->bi_dram[1].start = CONFIG_SYS_DDR_BLOCK2_BASE;
- gd->bd->bi_dram[1].size = gd->ram_size -
- CONFIG_SYS_DDR_BLOCK1_SIZE;
- #ifdef CONFIG_SYS_DDR_BLOCK3_BASE
- if (gd->bi_dram[1].size > CONFIG_SYS_DDR_BLOCK2_SIZE) {
- gd->bd->bi_dram[2].start = CONFIG_SYS_DDR_BLOCK3_BASE;
- gd->bd->bi_dram[2].size = gd->bd->bi_dram[1].size -
- CONFIG_SYS_DDR_BLOCK2_SIZE;
- gd->bd->bi_dram[1].size = CONFIG_SYS_DDR_BLOCK2_SIZE;
- }
- #endif
- } else {
- gd->bd->bi_dram[0].size = gd->ram_size;
- }
- #ifdef CONFIG_SYS_MEM_RESERVE_SECURE
- if (gd->bd->bi_dram[0].size >
- CONFIG_SYS_MEM_RESERVE_SECURE) {
- gd->bd->bi_dram[0].size -=
- CONFIG_SYS_MEM_RESERVE_SECURE;
- gd->arch.secure_ram = gd->bd->bi_dram[0].start +
- gd->bd->bi_dram[0].size;
- gd->arch.secure_ram |= MEM_RESERVE_SECURE_MAINTAINED;
- gd->ram_size -= CONFIG_SYS_MEM_RESERVE_SECURE;
- }
- #endif /* CONFIG_SYS_MEM_RESERVE_SECURE */
- #if defined(CONFIG_RESV_RAM) && !defined(CONFIG_SPL_BUILD)
- /* Assign memory for MC */
- #ifdef CONFIG_SYS_DDR_BLOCK3_BASE
- if (gd->bd->bi_dram[2].size >=
- board_reserve_ram_top(gd->bd->bi_dram[2].size)) {
- gd->arch.resv_ram = gd->bd->bi_dram[2].start +
- gd->bd->bi_dram[2].size -
- board_reserve_ram_top(gd->bd->bi_dram[2].size);
- } else
- #endif
- {
- if (gd->bd->bi_dram[1].size >=
- board_reserve_ram_top(gd->bd->bi_dram[1].size)) {
- gd->arch.resv_ram = gd->bd->bi_dram[1].start +
- gd->bd->bi_dram[1].size -
- board_reserve_ram_top(gd->bd->bi_dram[1].size);
- } else if (gd->bd->bi_dram[0].size >
- board_reserve_ram_top(gd->bd->bi_dram[0].size)) {
- gd->arch.resv_ram = gd->bd->bi_dram[0].start +
- gd->bd->bi_dram[0].size -
- board_reserve_ram_top(gd->bd->bi_dram[0].size);
- }
- }
- #endif /* CONFIG_RESV_RAM */
- #ifdef CONFIG_SYS_DP_DDR_BASE_PHY
- #ifdef CONFIG_SYS_DDR_BLOCK3_BASE
- #error "This SoC shouldn't have DP DDR"
- #endif
- if (soc_has_dp_ddr()) {
- /* initialize DP-DDR here */
- puts("DP-DDR: ");
- /*
- * DDR controller use 0 as the base address for binding.
- * It is mapped to CONFIG_SYS_DP_DDR_BASE for core to access.
- */
- dp_ddr_size = fsl_other_ddr_sdram(CONFIG_SYS_DP_DDR_BASE_PHY,
- CONFIG_DP_DDR_CTRL,
- CONFIG_DP_DDR_NUM_CTRLS,
- CONFIG_DP_DDR_DIMM_SLOTS_PER_CTLR,
- NULL, NULL, NULL);
- if (dp_ddr_size) {
- gd->bd->bi_dram[2].start = CONFIG_SYS_DP_DDR_BASE;
- gd->bd->bi_dram[2].size = dp_ddr_size;
- } else {
- puts("Not detected");
- }
- }
- #endif
- #ifdef CONFIG_SYS_MEM_RESERVE_SECURE
- debug("%s is called. gd->ram_size is reduced to %lu\n",
- __func__, (ulong)gd->ram_size);
- #endif
- return 0;
- }
- #if CONFIG_IS_ENABLED(EFI_LOADER)
- void efi_add_known_memory(void)
- {
- int i;
- phys_addr_t ram_start;
- phys_size_t ram_size;
- /* Add RAM */
- for (i = 0; i < CONFIG_NR_DRAM_BANKS; i++) {
- #ifdef CONFIG_SYS_DP_DDR_BASE_PHY
- #ifdef CONFIG_SYS_DDR_BLOCK3_BASE
- #error "This SoC shouldn't have DP DDR"
- #endif
- if (i == 2)
- continue; /* skip DP-DDR */
- #endif
- ram_start = gd->bd->bi_dram[i].start;
- ram_size = gd->bd->bi_dram[i].size;
- #ifdef CONFIG_RESV_RAM
- if (gd->arch.resv_ram >= ram_start &&
- gd->arch.resv_ram < ram_start + ram_size)
- ram_size = gd->arch.resv_ram - ram_start;
- #endif
- efi_add_memory_map(ram_start, ram_size,
- EFI_CONVENTIONAL_MEMORY);
- }
- }
- #endif
- /*
- * Before DDR size is known, early MMU table have DDR mapped as device memory
- * to avoid speculative access. To relocate U-Boot to DDR, "normal memory"
- * needs to be set for these mappings.
- * If a special case configures DDR with holes in the mapping, the holes need
- * to be marked as invalid. This is not implemented in this function.
- */
- void update_early_mmu_table(void)
- {
- if (!gd->arch.tlb_addr)
- return;
- if (gd->ram_size <= CONFIG_SYS_FSL_DRAM_SIZE1) {
- mmu_change_region_attr(
- CONFIG_SYS_SDRAM_BASE,
- gd->ram_size,
- PTE_BLOCK_MEMTYPE(MT_NORMAL) |
- PTE_BLOCK_OUTER_SHARE |
- PTE_BLOCK_NS |
- PTE_TYPE_VALID);
- } else {
- mmu_change_region_attr(
- CONFIG_SYS_SDRAM_BASE,
- CONFIG_SYS_DDR_BLOCK1_SIZE,
- PTE_BLOCK_MEMTYPE(MT_NORMAL) |
- PTE_BLOCK_OUTER_SHARE |
- PTE_BLOCK_NS |
- PTE_TYPE_VALID);
- #ifdef CONFIG_SYS_DDR_BLOCK3_BASE
- #ifndef CONFIG_SYS_DDR_BLOCK2_SIZE
- #error "Missing CONFIG_SYS_DDR_BLOCK2_SIZE"
- #endif
- if (gd->ram_size - CONFIG_SYS_DDR_BLOCK1_SIZE >
- CONFIG_SYS_DDR_BLOCK2_SIZE) {
- mmu_change_region_attr(
- CONFIG_SYS_DDR_BLOCK2_BASE,
- CONFIG_SYS_DDR_BLOCK2_SIZE,
- PTE_BLOCK_MEMTYPE(MT_NORMAL) |
- PTE_BLOCK_OUTER_SHARE |
- PTE_BLOCK_NS |
- PTE_TYPE_VALID);
- mmu_change_region_attr(
- CONFIG_SYS_DDR_BLOCK3_BASE,
- gd->ram_size -
- CONFIG_SYS_DDR_BLOCK1_SIZE -
- CONFIG_SYS_DDR_BLOCK2_SIZE,
- PTE_BLOCK_MEMTYPE(MT_NORMAL) |
- PTE_BLOCK_OUTER_SHARE |
- PTE_BLOCK_NS |
- PTE_TYPE_VALID);
- } else
- #endif
- {
- mmu_change_region_attr(
- CONFIG_SYS_DDR_BLOCK2_BASE,
- gd->ram_size -
- CONFIG_SYS_DDR_BLOCK1_SIZE,
- PTE_BLOCK_MEMTYPE(MT_NORMAL) |
- PTE_BLOCK_OUTER_SHARE |
- PTE_BLOCK_NS |
- PTE_TYPE_VALID);
- }
- }
- }
- __weak int dram_init(void)
- {
- fsl_initdram();
- #if (!defined(CONFIG_SPL) && !defined(CONFIG_TFABOOT)) || \
- defined(CONFIG_SPL_BUILD)
- /* This will break-before-make MMU for DDR */
- update_early_mmu_table();
- #endif
- return 0;
- }
- #ifdef CONFIG_ARCH_MISC_INIT
- __weak int serdes_misc_init(void)
- {
- return 0;
- }
- int arch_misc_init(void)
- {
- serdes_misc_init();
- return 0;
- }
- #endif
|