am335x-brxre1.dts 5.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright (C) 2019 B&R Industrial Automation GmbH
  4. * http://www.br-automation.com
  5. *
  6. */
  7. /dts-v1/;
  8. #include "am33xx.dtsi"
  9. / {
  10. model = "BRXRE1 Panel";
  11. compatible = "ti,am33xx";
  12. fset: factory-settings {
  13. bl-version = " ";
  14. order-no = " ";
  15. cpu-order-no = " ";
  16. hw-revision = " ";
  17. serial-no = <0>;
  18. device-id = <0xE681>;
  19. parent-id = <0xE681>;
  20. hw-variant = <0x3>;
  21. hw-platform = <0x0>;
  22. fram-offset = <0x1000>;
  23. fram-size = <0x3000>;
  24. cache-disable = <0x0>;
  25. cpu-clock = <0x0>;
  26. };
  27. chosen {
  28. #address-cells = <1>;
  29. #size-cells = <1>;
  30. bootargs = "console=ttyO0,115200 earlyprintk";
  31. stdout-path = &uart0;
  32. framebuffer: framebuffer@8fbe0000 {
  33. display = <&lcdscreen0>;
  34. compatible = "simple-framebuffer";
  35. status = "okay";
  36. reg = <0x8fbef000 (1024 * 600 * 4)>;
  37. width = <1024>;
  38. height = <600>;
  39. stride = <(1024 * 4)>;
  40. format = "a8r8g8b8";
  41. clocks = <&dpll_disp_m2_ck>, <&dpll_per_m2_ck>;
  42. };
  43. };
  44. aliases {
  45. fset = &fset;
  46. mmc = &mmc2;
  47. spi0 = &spi0;
  48. spi1 = &spi1;
  49. touch0 = &burtouch0;
  50. screen0 = &lcdscreen0;
  51. };
  52. memory {
  53. device_type = "memory";
  54. reg = <0x80000000 0x10000000>; /* 256 MB */
  55. };
  56. panel {
  57. compatible = "ti,tilcdc,panel";
  58. status = "okay";
  59. };
  60. vmmcsd_fixed: fixedregulator@0 {
  61. compatible = "regulator-fixed";
  62. regulator-name = "vmmcsd_fixed";
  63. regulator-min-microvolt = <3300000>;
  64. regulator-max-microvolt = <3300000>;
  65. };
  66. lcdscreen0: lcdscreen@0 {
  67. status = "okay";
  68. compatible = "ti,tilcdc,panel";
  69. backlight = <&tps_bl>;
  70. u-boot,dm-pre-reloc;
  71. panel-info {
  72. ac-bias = <255>;
  73. ac-bias-intrpt = <0>;
  74. dma-burst-sz = <16>;
  75. bpp = <32>;
  76. fdd = <0x80>;
  77. sync-edge = <0>;
  78. sync-ctrl = <1>;
  79. raster-order = <0>;
  80. fifo-th = <0>;
  81. };
  82. display-timings {
  83. native-mode = <&timing0>;
  84. timing0: lcd {
  85. clock-frequency = <9142857>;
  86. hactive = <480>;
  87. vactive = <272>;
  88. hfront-porch = <8>;
  89. hback-porch = <43>;
  90. hsync-len = <2>;
  91. vfront-porch = <4>;
  92. vback-porch = <2>;
  93. vsync-len = <10>;
  94. hsync-active = <1>;
  95. vsync-active = <1>;
  96. pupdelay = <10>;
  97. pondelay = <10>;
  98. };
  99. };
  100. };
  101. };
  102. &uart0 { /* console uart */
  103. u-boot,dm-spl;
  104. status = "okay";
  105. };
  106. &uart2 {
  107. status = "okay";
  108. };
  109. &uart3 {
  110. status = "okay";
  111. };
  112. &uart4 {
  113. status = "okay";
  114. };
  115. &i2c0 {
  116. u-boot,dm-spl;
  117. status = "okay";
  118. clock-frequency = <100000>;
  119. tps: tps@24 { /* PMIC controller */
  120. u-boot,dm-spl;
  121. reg = <0x24>;
  122. compatible = "ti,tps65217";
  123. tps_bl: backlight {
  124. compatible = "ti,tps65217-bl";
  125. isel = <1>; /* 1 - ISET1, 2 ISET2 */
  126. fdim = <1000>; /* TPS65217_BL_FDIM_1kHZ */
  127. default-brightness = <50>;
  128. };
  129. };
  130. resetc: rstpsc@75 { /* reset controller */
  131. compatible = "bur,rstpsc";
  132. reg = <0x75>;
  133. cooling-min-state = <0>;
  134. cooling-max-state = <1>; /* reset gets fired */
  135. #cooling-cells = <2>; /* min followed by max */
  136. };
  137. rtc0: rv3029c2@56 {
  138. status = "okay";
  139. #thermal-sensor-cells = <0>;
  140. compatible = "rv3029c2";
  141. reg = <0x56>;
  142. };
  143. };
  144. &spi0 {
  145. status = "okay";
  146. };
  147. &spi1 {
  148. status = "okay";
  149. };
  150. &edma {
  151. status = "okay";
  152. };
  153. &cppi41dma {
  154. status = "okay";
  155. };
  156. &usb {
  157. status = "okay";
  158. };
  159. &usb_ctrl_mod {
  160. status = "okay";
  161. };
  162. &usb0_phy {
  163. status = "okay";
  164. };
  165. &usb1_phy {
  166. status = "okay";
  167. };
  168. &usb0 {
  169. status = "okay";
  170. dr_mode = "host";
  171. };
  172. &usb1 {
  173. status = "okay";
  174. dr_mode = "host";
  175. };
  176. &davinci_mdio {
  177. status = "okay";
  178. ethphy0: ethernet-phy@1 {
  179. reg = <1>;
  180. };
  181. ethphy1: ethernet-phy@2 {
  182. reg = <2>;
  183. };
  184. };
  185. &mac {
  186. status = "okay";
  187. };
  188. &cpsw_emac0 {
  189. phy_id = <&davinci_mdio>, <1>;
  190. phy-handle = <&ethphy0>;
  191. phy-mode = "mii";
  192. };
  193. &cpsw_emac1 {
  194. phy_id = <&davinci_mdio>, <2>;
  195. phy-handle = <&ethphy1>;
  196. phy-mode = "mii";
  197. };
  198. &mmc1 {
  199. u-boot,dm-pre-reloc;
  200. vmmc-supply = <&vmmcsd_fixed>;
  201. bus-width = <0x4>;
  202. ti,non-removable;
  203. ti,needs-special-hs-handling;
  204. ti,vcc-aux-disable-is-sleep;
  205. status = "okay";
  206. };
  207. &mmc2 {
  208. u-boot,dm-pre-reloc;
  209. vmmc-supply = <&vmmcsd_fixed>;
  210. bus-width = <0x8>;
  211. ti,non-removable;
  212. ti,needs-special-hs-handling;
  213. ti,vcc-aux-disable-is-sleep;
  214. status = "okay";
  215. };
  216. &lcdc {
  217. status = "okay";
  218. ti,no-reset-on-init;
  219. ti,no-idle-on-init;
  220. };
  221. &elm {
  222. status = "okay";
  223. };
  224. &sham {
  225. status = "okay";
  226. };
  227. &aes {
  228. status = "okay";
  229. };
  230. &gpio0 {
  231. u-boot,dm-spl;
  232. ti,no-reset-on-init;
  233. };
  234. &gpio1 {
  235. u-boot,dm-spl;
  236. ti,no-reset-on-init;
  237. };
  238. &gpio2 {
  239. u-boot,dm-spl;
  240. ti,no-reset-on-init;
  241. };
  242. &gpio3 {
  243. u-boot,dm-spl;
  244. ti,no-reset-on-init;
  245. };
  246. &timer1 { /* today unused */
  247. status = "okay";
  248. ti,no-reset-on-init;
  249. ti,no-idle-on-init;
  250. };
  251. &timer2 { /* used for vxworks primary timer device */
  252. status = "okay";
  253. ti,no-reset-on-init;
  254. ti,no-idle-on-init;
  255. };
  256. &timer3 { /* used sysdelay and hal tsc counter*/
  257. status = "okay";
  258. ti,no-reset-on-init;
  259. ti,no-idle-on-init;
  260. };
  261. &timer4 { /* used for PWM beeper */
  262. status = "okay";
  263. ti,no-reset-on-init;
  264. ti,no-idle-on-init;
  265. };
  266. &timer5 { /* used for PWM backlight */
  267. status = "okay";
  268. ti,no-reset-on-init;
  269. ti,no-idle-on-init;
  270. };
  271. &timer6 { /* used for cpsw end device */
  272. status = "okay";
  273. ti,no-reset-on-init;
  274. ti,no-idle-on-init;
  275. };
  276. &timer7 { /* used for cpsw end device */
  277. status = "okay";
  278. ti,no-reset-on-init;
  279. ti,no-idle-on-init;
  280. };
  281. &wdt2 {
  282. status = "okay";
  283. ti,no-reset-on-init;
  284. ti,no-idle-on-init;
  285. };
  286. &epwmss0 {
  287. status = "okay";
  288. };
  289. &tscadc {
  290. status = "okay";
  291. tsc {
  292. burtouch0: burtouch@0 {
  293. status = "okay";
  294. compatible = "bur,DdVxSfTouchXXX";
  295. bur,hwtree = "IF7";
  296. bur,KX0 = <0x0>;
  297. bur,KX1 = <0x0>;
  298. bur,KX2 = <0x0>;
  299. bur,KY0 = <0x0>;
  300. bur,KY1 = <0x0>;
  301. bur,KY2 = <0x0>;
  302. };
  303. };
  304. };
  305. &dcan0 {
  306. status = "okay";
  307. };
  308. &dcan1 {
  309. status = "okay";
  310. };
  311. &sham {
  312. status = "disabled";
  313. };
  314. &aes {
  315. status = "disabled";
  316. };
  317. &rng {
  318. status = "disabled";
  319. };