.. |
coreboot
|
afc366f01b
Replace <compiler.h> with <linux/compiler.h>
|
9 years ago |
ivybridge
|
8c5224c9f5
x86: Use consistent name XXX_ADDR for binary blob flash address
|
9 years ago |
queensbay
|
255fd5caa5
x86: Clean up the FSP support codes
|
9 years ago |
Makefile
|
240a79d95c
x86: Enable the queensbay cpu directory build
|
9 years ago |
call64.S
|
200182a748
x86: Add support for starting 64-bit kernel
|
9 years ago |
config.mk
|
a6a957849a
x86: Factor out common values in the link script
|
9 years ago |
cpu.c
|
e34aef1de3
x86: Add GDT descriptors for option ROMs
|
9 years ago |
interrupts.c
|
b636dd1079
x86: Drop old CONFIG_INTEL_CORE_ARCH code
|
9 years ago |
lapic.c
|
0c9075e9ad
x86: Add LAPIC setup code
|
9 years ago |
pci.c
|
e94ea6f656
x86: pci: Add handlers before and after a PCI hose scan
|
9 years ago |
resetvec.S
|
1a4596601f
Add GPL-2.0+ SPDX-License-Identifier to source files
|
11 years ago |
start.S
|
bceb9f0fc8
x86: Support Intel FSP initialization path in start.S
|
9 years ago |
start16.S
|
f67cd51e65
x86: Save the BIST value on reset
|
9 years ago |
turbo.c
|
18739e2ccc
x86: Add Intel speedstep and turbo mode code
|
9 years ago |
u-boot.lds
|
a6a957849a
x86: Factor out common values in the link script
|
9 years ago |